Yamaha AVR-S80 Service Manual page 56

Hide thumbs Also See for AVR-S80:
Table of Contents

Advertisement

A
B
AVR-S80/NX-SW80
AVR-S80 SCHEMATIC DIAGRAM (DSP)
1
2
4M DRAM
4.9
0.1
0.8
0.5
0.8
0.5
0.8
0.5
0.8
0.5
3
4.9
0.1
1.0
0.5
1.1
0.5
1.1
0.4
1.0
0.3
2.2
3.2
2.2
1.7
2.1
~
1.2
~
~
~
~
~
~
~
4.9
0.1
0.3
OPT B
0.1
4.9
4
5
6
256K SRAM
7
8
9
56
C
D
E
2.6
5.0
REGULATOR
3.4
5.0
2.6
3.4
5.0
0.1
0.1
0.1
0.1
2.6
0.4
0.1
DSP
0.1
0.1
0.1
3.5
0.1
4.6
0
0.1
0.1
0.3
4.8
4.8
0.1
0
0
0.3
0.1
4.2
4.2
3
0.1
2.6
PLD
# All voltages are measured with a 10MΩ/V DC electric volt meter.
# Components having special characteristics are marked s and must be replaced
with parts having specifications equal to those originally installed.
# Schematic diagram is subject to change without notice.
F
G
Page 55
D1
to MAIN (1)
EUROPEAN
DVD/CD L (ANALOG IN)
IC601: MSM514260C-60JS
4Mbit DRAM
RAS
14
LCAS
29
UCAS
28
0.8
0.8
A0~A8
0.8
2.6
0.1
0.1
0.1
3.5
0.1
VCC
20
3.5
0.1
VSS
21
0.1
3.5
0
1.4
1.4
1.4
0.1
0.1
1.8
1.8
1.8
0.1
0.1
0.1
2.6
0.1
3.5
3.5
0
2.5
0
CODEC
0
2.5
2.5
1.8
1.8
2.5
2.5
1.4
2.5
1.4
2.5
1.4
2.5
1.9
2.5
0
0.1
2.5
DECODER
0.3
0.1
5.0
0.3
0.1
0.3
0.1
H
I
WE
OE
13
27
Timing
Generator
I/O
Controller
Output
8
I/O
8
Buffers
Controller
DQ1~DQ8
Column
Input
9
Address
9
Column Decoders
8
8
Buffers
Buffers
I/O
Internal
Sense Amplifiers
16
16
Refresh
Selector
Addess
Control Clock
Counter
Input
8
8
Buffers
Row
Row
9
Address
9
Word
Deco-
Memory
DQ9~DQ16
Buffers
Drivers
Cells
ders
Output
8
8
Buffers
On Chip
VBB Generater
Point 3 Pin 2 of IC600
2.5
2.5
12.0
12.0
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
-12.0
-12.0
2.5
2.5
FRONT L
12.0
0.4
0.2
2.2
CENTER
0.2
1.0
0.2
-12.0
12.0
0.3
0.3
1.1
REAR L
0.3
1.1
0.3
-12.0
12.0
0.4
0.4
1.4
0.3
1.3
0.3
-12.0
IC617~621: µPC4570G2
Dual OP-Amp
OUT
1
8
+V
1
CC
–IN
2
7
OUT
1
2
+
+
+IN
1
3
6
–IN
2
–V
CC
4
5
+IN
2
J
K
L
IC602: PQ025EZ5MZP
Regulator
Vin
1
3
Vo
2
Vc
5
GND
IC603: µPC29M33T-E1
Voltage Regulator
1
INPUT
Safety Drive
Limiter
Amp.
3
OUTPUT
Excessive Electric
Current Protection
2
GND
IC604: CS493292-CLR
Audio Decoder
A0, SCCLK
7
39
AUDATA2
DATA7, EMAD7, GPIO7
8
38
DC
DATA6, EMAD6, GPIO6
9
37
DD
DATA5, EMAD5, GPIO5
10
36
RESET
DATA4, EMAD4, GPIO4
11
35
AGND
VD2
12
34
VA
DGND2
13
33
FILT1
DATA3, EMAD3, GPIO3
14
32
FILT2
15
DATA2, EMAD2, GPIO2
31
CLKSEL
DATA1, EMAD1, GPIO1
16
30
CLKIN
DATA0, EMAD0, GPIO0
17
29
CMPREQ, LRCLKN2
36
8
9
10
11
14
15
16
17
18
5
4
19
7
6
20
21
37
Parallel or Serial Host Interface
27
38
Compressed
28
Data Input
Interface
Frame
29
Shifter
24-Bit
44
DSP Processing
43
Input
RAM
RAM
Buffer
RAM Output
42
Program
Data
25
Digital
Controller
Buffer
Output
39
Memory
Memory
Audio
Formatter
40
26
RAM
RAM
Input
Program
Data
41
Interface
22
Memory
Memory
3
RAM Input
Buffer
STC
30
PLL
31
Clock Manager
32
33
34
35
24 13
2
23 12
1
IC608: CY62256LL
Static RAM
I/O
A
0
10
INPUT
A
9
BUFFER
I/O
1
A
8
A
I/O
2
7
A
6
I/O
A
512x512
3
5
A
ARRAY
I/O
4
4
A
3
A
I/O
5
2
POWER
I/O
6
CE
DOWN
WE
I/O
7
COLUMN
DECODER
OE
IC609: XC9572XL-10TQ100C
CPLD
3
JTAG
JTAG Port
In-System Programming Controller
1
Controller
54
Function
I/O
Block 1
18
Macrocells
I/O
1 to 18
I/O
I/O
54
Function
Block 1
18
Macrocells
1 to 18
I/O
I/O
Blocks
I/O
54
Function
Block 1
18
I/O
Macrocells
1 to 18
I/O
3
I/O/GCK
54
Function
1
I/O/GSR
Block 1
18
Macrocells
2
I/O/GTS
1 to 18
IC614: AK4527BVQ
24bit CODEC
IC610: TC74HCT08AF
Audio
Quad 2-Input And Gate
LIN+
30
I/F
ADC
HPF
LIN-
29
1A
1
14
Vcc
RIN+
32
ADC
HPF
1B
2
13
4B
RIN-
31
1Y
3
12
4A
LOUT1
27
LPF
DAC
DATT
MCLK
39
MCLK
2A
4
11
4Y
LRCK
6
LRCK
2B
5
10
3B
BICK
4
BICK
ROUT1
28
LPF
DAC
DATT
2Y
6
9
3A
10
DAUX
GND
7
8
3Y
LOUT2
25
LPF
DAC
DATT
Format
Converter
ROUT2
26
LPF
DAC
DATT
6DOUT
1
SDOS
LOUT3
LPF
DAC
DATT
23
9
SDTO
LPF
DAC
DATT
SDIN1
6
SDTI1
ROUT3
24
SDIN2
7
SDTI2
SDIN3
8
SDTI3

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Avr-nx-sw80

Table of Contents