Fujitsu MB91401 Datasheet page 35

32-bit proprietary microcontroller lsi network security system
Table of Contents

Advertisement

Prelminary
2004.11.12
Address
0
SSR0 [R/W]
0000_0060
H
00001-00
UTIM0 [R]
0000_0064
H
00000000
SSR1 [R/W]
0000_0068
H
00001-00
UTIM1 [R]
0000_0048
H
00000000
0000_0070
H
to
0000_01FC
H
0000_0200
H
0000_0204
H
0000_0208
H
0000_020C
H
0000_0210
H
0000_0214
H
0000_0218
H
0000_021C
H
0000_0220
H
0000_0224
H
0000_0228
H
to
0000_023C
H
0000_0240
H
0000_0244
H
to
0000_0300
H
0000_0304
H
Register
1
SIDR0 [R/W]
XXXXXXXX
(UTIMR0 [W])
00000000
SIDR1 [R/W]
XXXXXXXX
(UTIMR1 [W])
00000000
DMACA0
00000000 00000000
DMACB0
00000000 00000000
DMACA1
00000000 00000000
DMACB1
00000000 00000000
DMACA2
00000000 00000000
DMACB2
00000000 00000000
DMACA3
00000000 00000000
DMACB3
00000000 00000000
DMACA4
00000000 00000000
DMACB4
00000000 00000000
DMACR
0XX00000 XXXXXXXX
2
SCR0 [R/W]
SMR0 [R/W]
00000100
00--0-0-
DRCL0 [W]
UTIMC0 [R/W]
--------
0--00001
SCR1 [R/W]
SMR1 [R/W]
00000100
00--0-0-
DRCL1 [W]
UTIMC1 [R/W]
--------
0--00001
[R/W]
0000XXXX XXXXXXXX
[R/W]
00000000 00000000
[R/W]
0000XXXX XXXXXXXX
[R/W]
00000000 00000000
[R/W]
0000XXXX XXXXXXXX
[R/W]
00000000 00000000
[R/W]
0000XXXX XXXXXXXX
[R/W]
00000000 00000000
[R/W]
0000XXXX XXXXXXXX
[R/W]
00000000 00000000
[R/W]
XXXXXXXX XXXXXXXX
ISIZE [R/W]
------10
MB91401
Block
3
UART0
U-TIMER0
UART1
U-TIMER1
Reserved
DMAC
Reserved
DMAC
Reserved
Instruction
Cache
(Continued)
35

Advertisement

Table of Contents
loading

Table of Contents