Memory Configuration; Channel Interleaving - Biostar N68S3B - BIOS Bios Manual

N68S3B BIOS Manual

Memory Configuration

Memory Configuration
Bank Interleaving

Channel Interleaving

Enable Clock to All DIMMs
MemClk Tristate C3/ATLVID
Memory Hole Remapping
DCT Unganged Mode
Power Down Enable
Page Smashing
vxx.xx (C)Copyright 1985-200x, American Megatrends, Inc.
Bank Interleaving
Bank Interleaving is an advanced chipset technique used to improve memory
perform ance. Memory interleaving increases bandwidth by allowing simultaneous
access to more than one piece of memory.
Options: Auto (Default)
Channel Interleaving
T his item allows you to control the DDR2 dual-channel function.
Options: XOR of Address bits [20:16, 6] (Default) / XOR of Address bits
[20:16, 9] / Address bits 6 / Address bits 12 / Disabled
Enable Clock to All DIMMs
T his item determines
(Electromagn etic Interference) and reduce power consumption by turning off
unoccupied or inactive DIMM slots.
Options: Disabled (Default) / Enabled
BIOS SETUP UTILITY
Performance
[Auto]
[XOR of Address bit]
[Disabled]
[Disabled]
[Enabled]
[Always]
[Disabled]
[Disabled]
whether the BIOS should actively reduce
33
Enable Bank Memory
Interleaving
Select Screen
Select Item
+- Change Option
F1 General Help
F10 Save and Exit
ESC Exit
EMI