Revision history Date Description 2023-10-11 • Updated the following for nRF5340 DK v2.0.2: • Reset button on page 8 • Virtual serial ports on page 8 • Optional Dynamic hardware flow control on page 9 • Debug input and trace on page 26 •...
Environmental and safety notices Environmental and safety notices for the DK and power supply requirements. Note: The nRF5340 DK must be powered by a PS1 class (IEC 62368-1) power supply with maximum power less than 15 W. Skilled persons The nRF5340 DK is intended for use only by skilled persons.
Introduction The nRF5340 DK is a hardware development platform for designing and developing application firmware on the nRF5340 System on Chip (SoC). Key features • nRF5340 SoC • Support for the following wireless protocols: ® • Bluetooth Low Energy • Near Field Communication (NFC) •...
The nRF5340 DK (PCA10095) comes with an NFC antenna. Figure 1: nRF5340 DK (PCA10095) and NFC antenna Hardware files The hardware design files for the nRF5340 DK are available on the nRF5340 product page. They include. • Schematics •...
Interface MCU The interface MCU on the nRF5340 DK runs SEGGER J-Link Onboard (OB) interface firmware. It is used to program and debug the application firmware of the nRF5340 SoC. Figure 2: Interface MCU 3.1 Reset button Reset button (SW5) is connected to the interface MCU on the Development Kit (DK) and resets the nRF5340 SoC or any device connected to the external programming connectors.
Interface MCU Note: The serial ports on the nRF5340 DK PCB might be incorrectly labeled. VCOM0 label on the PCB refers to serial port 0 and VCOM2 refers to serial port 1. The UART signals are routed directly to the interface MCU. The UART pins connected to the interface MCU are tri-stated when no terminal is connected to the virtual serial port on the computer.
Page 10
Interface MCU You can disable the MSD of the DK by using the msddisable command in J-Link Commander. To enable, use the msdenable command. These commands take effect after a power cycle of the DK and stay this way until changed again. 4406_638...
Hardware description The nRF5340 DK (PCA10095) features an onboard programming and debugging solution. In addition to radio communication, the SoC can communicate with a computer through USB and two virtual serial ports provided by the interface MCU. 4.1 Hardware drawings nRF5340 DK hardware drawings show both sides of the PCA10095.
The power options are the following: • USB connector J2 for the interface MCU (5 V) • USB connector J3 for the nRF5340 SoC (5 V) • Li-Poly battery connectors J6 or P27 (2.5 V to 5.0 V) • VIN 3–5V pin on P20 (3.0 V to 5.0 V) •...
Figure 6: Power supply options (front) Figure 7: Power supply options (back) 4.3.1 5 V power sources The nRF5340 DK has a 5 V boost regulator. It gives a stable 5 V output from the following sources: • USB connector J2 for the interface MCU •...
The power sources are routed through a set of load switches, which are controlled by logic to prioritize the power sources in the correct manner. If the high voltage regulator of the nRF5340 is used, the DK is supplied from the VDD_nRF voltage follower regardless of the state of the other power sources.
Hardware description Power source Power switch bypass Voltage level Regulator SB34 3.0 V Coin cell battery SB35 Battery SB36 External supply 1.7 V to 3.6 V Table 2: Power switch bypass solder bridges Figure 10: Power switch bypass solder bridges Note: Connect only one power source at a time.
Figure 12: nRF5340 DK power source switch The nRF5340 SoC has a high voltage buck regulator that can support up to 5 V input. In the VDD position, the SoC is powered from the onboard buck regulator, coin cell battery, or external supply (P21). In the Li- Po position, the high voltage regulator of the SoC is supplied directly from the Li-Poly battery connectors (J6 or P27).
Hardware description To make sure that the nRF5340 SoC is not powered when the nRF power switch (SW8) is OFF, two load switches are used, one for the high voltage regulator (U15) and one for the USB supply (U20). These switches are controlled by VDD.
The power supply of the external memory can be changed to maintain operation in the nRF only mode. External memory on page 21. Figure 16: nRF ONLY switch (SW6) 4.4.3 Signal switches On the nRF5340 DK, there are multiple analog switches that are used to connect and disconnect signals based on different scenarios. 4406_638...
Page 20
USB cable from J2 or by toggling the nRF ONLY switch SW6. The signal controls a set of switches (U3, U5, U6) that break the connection between the nRF5340 SoC and the interface MCU, and control the power for the interface MCU. For more information, see...
Figure 18: Solder bridges: Shield detect and reset behavior 4.5 External memory The nRF5340 DK has a 64 megabit external flash memory. The memory is a multi-I/O memory supporting both Serial Peripheral Interface (SPI) and Quad Serial Peripheral Interface (QSPI).
(SW6). In the nRF only mode, there are two optional power sources for keeping the external memory powered, VDD and VDD_nRF. If VDD_nRF is selected, the power consumption of the external memory is added to the nRF5340 current measured on P22 or P23. See the following table for configuration.
Page 23
Some of the signals are also available on connectors P7, P8, P9, P10, P11, and P12, located on the back side of the DK. By mounting pin lists on the connector footprints, the nRF5340 DK can be used as a shield for 3.3 V Arduino motherboards or other boards that follow the Arduino standard.
P0.05 AIN1 P0.06 AIN2 P0.07 AIN3 P0.25 AIN4 P0.26 AIN5 Table 5: Mapping of analog pins 4.7 Buttons and LEDs The four buttons and four LEDs on the nRF5340 DK are connected to dedicated GPIOs on the nRF5340 SoC. 4406_638...
Page 25
Hardware description Part GPIO Solder bridge P0.23 Button 1 P0.24 Button 2 P0.08 Button 3 P0.09 Button 4 P0.28 LED 1 P0.29 LED 2 P0.30 LED 3 P0.31 LED 4 Table 6: Button and LED connections If P0.28–P0.31 are needed elsewhere, the LEDs can be disconnected by cutting the short on SB5–SB8. See the following figure for more information.
The nRF5340 SoC can use an optional 32.768 kHz crystal (X2) for higher accuracy and lower average power consumption. On the nRF5340 DK, P0.00 and P0.01 are used for the 32.768 kHz crystal by default and are not available as GPIO on the connectors.
The nRF5340 DK supports programming and debugging external boards with an nRF51, nRF52, and nRF53 Series SoC, or the nRF91 Series System in Package (SiP). The interface MCU on the nRF5340 DK runs SEGGER J-Link OB interface firmware. It is used to program and debug the application firmware of the nRF5340 SoC, by default.
MCU programs or debugs the target chip on the external board instead of the onboard nRF5340 SoC. If it is inconvenient to have a separate power supply on the external board, the nRF5340 DK can supply power through the Debug out connector P19. To enable this, short solder bridge SB47.
Hardware description CAUTION: To avoid overloading the power supply and damaging the DK, use VDD and keep the supply below 100 mA. Do not use a Li-Poly source. The following section includes an illustration of the P19 connector pinout with a description table. Figure 29: Debug output connector P19 Pin number Signal...
Page 30
SoC. If it is inconvenient to have a separate power supply on the external board, the nRF5340 DK can supply power through pin 2 (VDD) of P20. The connection is shown with a grey outline in...
Page 31
SWD1_RESET Reset line N.C. Not used VIN3-5V Voltage supply VDD_nRF_HV nRF5340 DK VBAT power domain for current measurement VDD_nRF_HV´ Main VBAT power domain VIO_REF GPIO voltage reference input BOARD_ID DK ID resistor Table 9: Pinout of connector P20 for programming external targets...
Hardware description 4.11 NFC antenna interface The nRF5340 DK supports an NFC tag. NFC-A Listen Mode operation is supported on the nRF5340 SoC. The NFC antenna input is available on connector J5 on the nRF5340 DK. Figure 32: NFC antenna connector NFC uses two pins, NFC1 and NFC2, to connect the antenna.
Figure 34: Extra op-amp 4.13 Solder bridge configuration The nRF5340 DK has a range of solder bridges for enabling or disabling functionality on the DK. Changes to these are not needed for normal use of the DK. The following table is an overview of the solder bridges on the nRF5340 DK.
Page 34
Cut to disable the rgw pull-up resistor of the RESET line Closed SB27 Closed Cut to disconnect the nRF5340 CTS line from the signal switch and interface MCU SB28 Closed Cut to disconnect the nRF5340 RTS line from the signal switch and...
Page 35
Short to bypass the power switch for the VBUS of nRF5340 SB81 Open Short to bypass the power switch for the VDD_HV of nRF5340 Table 10: Solder bridge configuration The following table is a complete overview of the test points on the nRF5340 DK. 4406_638...
The application nRF5340 SoC has two possible power supplies: VDD (1.7 V to 3.6 V) and VDDH (2.5 V to 5.5 V). The nRF5340 DK can measure current on both domains. Only the VDD domain current measurement is described here, but the approach is the same with the VDDH supply.
Current measurement • To reprogram the nRF5340 SoC while the DK is prepared for current measurements, remove measurement devices from P22, and then connect the USB cable. Figure 35: Preparing the DK for current measurements 5.2 Measure current profile with an oscilloscope An oscilloscope can be used to measure the average current over a given time interval and capture the current profile.
5.3 Measure average current with an ampere meter The average current drawn by the application nRF5340 SoC can be measured using an ampere meter. This method monitors the current in series with the nRF device. A true ampere meter is recommended.
RF measurements The nRF5340 DK is equipped with a small coaxial connector (J1) for conducting measurements of the RF signal with a spectrum analyzer. The connector is of SWF type (Murata part no. MM8130-2600) with an internal switch. By default, when no cable is attached, the RF signal is routed to the onboard trace antenna.
Glossary Clear to Send (CTS) In flow control, the receiving end is ready and telling the far end to start sending. Data Terminal Ready (DTR) A control signal in RS-232 serial communications transmitted from data terminal equipment, such as a computer, to data communications equipment. Development Kit (DK) A hardware development platform used for application development.
Page 41
Operational Amplifier (op-amp) A high-gain voltage amplifier that has a differential input and, usually, a single output. Printed Circuit Board (PCB) A board that connects electronic components. Quad Serial Peripheral Interface (QSPI) A Serial Peripheral Interface (SPI) controller that allows the use of multiple data lines. Receive Data (RXD) A signal line in a serial interface that receives data from another device.
Page 42
User Information Configuration Registers (UICR) Non-volatile memory registers used to configure user-specific settings. Universal Serial Bus (USB) An industry standard that establishes specifications for cables and connectors and protocols for connection, communication, and power supply between computers, peripheral devices, and other computers.
Page 43
Recommended reading In addition to the information in this document, you may need to consult other documents. Nordic documentation • nRF5340 Product Specification • nRF5340 Compatibility Matrix • nRF5340 Errata • nRF Connect SDK 4406_638...
Page 44
FCC regulatory notice The following regulatory notices apply to the nRF5340 DK. This kit has not been authorized under the rules of the FCC and is designed to allow: • Product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product.
Page 45
Nordic Semiconductor ASA customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nordic Semiconductor ASA for any damages resulting from such improper use or sale.
Need help?
Do you have a question about the nRF5340 and is the answer not in the manual?
Questions and answers