512K X 16 Bit X 2 Banks Synchronous Dram (A43L0616) - Sanyo DVP404U Manual

2-1-5 512K X 16 Bit X 2 Banks Synchronous DRAM (A43L0616)

Features
JEDEC standard 3.3V power supply
LVTTL compatible with multiplexed address
Dual banks / Pulse RAS
MRS cycle with address key programs
-
-
-
All inputs are sampled at the positive going edge of the system clock
Burst Read Single-bit Write operation
DQM for masking
Auto & self refresh
64ms refresh period (4K cycle)
50 Pin TSOP (II)
CAS Latency (2,3)
Burst Length (1,2,4,8 & full page)
Burst Type (Sequential & interleave)
- 25 -