Sony MAV-70 Manual page 77

Multi access video and audio server
Hide thumbs Also See for MAV-70:
Table of Contents

Advertisement

BKMA-7020 (Encoder)
Video System
The SDI signal input from the external equipment to the
SERIAL V/A INPUT connector is converted into a parallel
signal by an SDI encoder (IC100) to produce a digital
component signal and input through a D1 decoder (IC108)
to TBC (IC112).
An analog composite signal is converted by the BKMA-
7050 (A/D) board and sent to TBC (IC112).
After an input signal is selected by TBC, it is sent through
a setup removal circuit (IC200), VITC reader (IC203), and
pre-filter (IC204) to the re-size circuit (IC302) and re-sized
to the desired horizontal pixel size. After that, the move-
ment of the signal is detected by ENC3 (IC400). The
signal is then converted into MPEG image data by an
encoder (IC405) and recorded on the PCI SDRAMs
(IC1401 to IC1404).
Audio System
An SDI embedded audio signal is converted by Audio
receiver (IC604) and input to the selector (IC1004).
An AES/EBU signal is decoded by a decoder (IC602) and
input to the selector.
An analog audio signal is converted by the BKMA-7050
(A/D) board and then input to the selector.
One of these three input signals is level-controlled by a
DSP circuit (IC902) and audio-compressed by MPEG
encoders (IC700 and IC800) after it has been selected. The
compressed data is passed through a FIFO circuit and
recorded on PCI SDRAMs (IC1401 to IC1404). One of
the input signals described above is passed through a FIFO
circuit without compression and recorded on PCI SDRAM
when a non-compression audio signal is selected.
Auxiliary Data
The VITC data is extracted by a VITC reader (IC203).
The video index data is extracted by a pre-filter (IC204).
The VBI data is directly written in a FIFO circuit (IC501).
The three data above is written in PCI SDRAM through a
CPU bus.
MAV-70
BKMA-7030 (Decoder)
Video System
The image data in PCI SDRAM is input through a DMA
control circuit (IC201) to MPEG decoders (IC302 and
IC402) and decoded to a base band image signal. The two
decoders are used for selection and reproduction of the
frame precision. The video signal passed through a
selector circuit is level-controlled by a video processor
(IC603) or a blanking signal is added to the video signal.
After that, a VITC and VBI signals are added to the video
signal. Moreover, a video index signal and EDH signals
are added for an SDI (serial digital interface) signal and
then output. An analog signal is also output by using the
BKMA-7060.
Audio System
The audio data in PCI SDRAM is input through a DMA
control circuit (IC201) to MPEG audio decoders (IC703,
IC705, IC707, and IC709) and decoded from an audio
signal to a PCM audio signal. The decoded signal is then
level-controlled by DSP circuits (IC802 and IC805). After
that, the signal is output as an SDI embedded signal or
AES/EBU signal. An analog signal is also output by using
the BKMA-7060.
Auxiliary Data
The auxiliary data in PCI SDRAM is input through a DMA
control circuit (IC201) to a FIFO circuit (IC202). The
input signal is then added to a video signal as VITC, VBI,
and video index signals via a CPU bus.
BKMA-7040 (High-speed serial interface)
The MPEG data that is input through PCI (IC300) is
recorded on frame memory circuits (IC504 to IC507). The
recorded data is then protocol-processed in a fibre channel
while the data in a FIFO circuit is controlled by FC CON
(IC400), FC-packeted, and then sent.
The received signal is FC-unpacket by FC CON and
written in frame memory circuits (IC604 to IC607) as
MPEG data. The signal is then output through PCI.
As in the MPEG data, the control data from a system
control block is also FC-packeted, and then sent or re-
ceived.
BKMA-7020 (Encoder)
BKMA-7030 (Decoder)
BKMA-7040 (High-speed serial interface)
4-3 (E)

Advertisement

Table of Contents
loading

Table of Contents