Sanyo PLV-75 Service Manual page 62

Multimedia
Hide thumbs Also See for PLV-75:
Table of Contents

Advertisement

Control Port Functions
Pin
Function Name
128 CKE
129 RAS3
130 SH_EEP_WP
131 CAS
132 GND
133 STB_GAM_WP
134 3.3V
135 SCLK_GAM_SH
136 SDATA_GAM_SH
137 GND
138 PW_RESET
139 1.9V
140 PW_SEL
141 EXP_RESET
142 RESET_GAM
143 TDO [for ICE]
144 (Not used)
145 (Not used)
146 SH_FPG_WAIT
147 RESETM
148 Reserved
149 (Not used)
150 ASEMD0 [for ICE]
151 ASEBRKAK [for ICE]
152 (Not used)
153 AUDATA[3] [for ICE]
154 AUDATA[2] [for ICE]
155 GND
156 AUDATA[1] [for ICE]
157 1.9V
158 AUDATA[0] [for ICE]
159 GND
160 TRST [for ICE]
161 3.3V
162 TMS [for ICE]
163 TDI [for ICE]
164 TCK [for ICE]
165 (Not used)
166 ---
167 LAMP_DET
168 (Not used)
169 MD0
170 1.9V
171 CAP1
172 GND
173 GND
174 CAP2
175 1.9V
176 AUDCK [for ICE]
177 GND
178 1.9V
179 Reserved
180 EXTAL
181 (Not used)
182 BOX_SW
183 FPGA_nSTATUS
184 FPGA_CONF_DONE
185 SH_FLASH_WP
186 PFC_SW_EX
187 SH_R_STB
188 GND
189 CKIO
190 3.3V
191 SH_LB_UART
192 (Not used)
Function
CK Enable(SDRAM)
SDRAM RAS
EEPROM Write Protect
SDRAM CAS
Power for Input/Output(0V)
Control for Digital Gamma IC (3 line Serial Stlobe)
Power for Input/Output(3.3V)
Control for Digital Gamma IC (3 line Serial CLK)
Control for Digital Gamma IC (3 line Serial DATA)
Power (0V)
Reset for PW
Power (1.9V)
PIXEL 232C Selection
I/O Expander Reset Signal
Reset for Digital Gamma IC
Test Data output
PCC Reset/DMA Request
PCC Buffer Control/DMA acknowledge0
Hardware Wait Request
Manual Reset Reuest
Analog Trigger/Inout Port H
ASE Mode
ASE Brake
AUD data
AUD data
Power (0V)
AUD data
Power (1.9V)
AUD data
Power for Inout/Output(0V)
Teset Reset
Power for Inout/Output(3.3V)
Test Mode Switch
Test Data Input
test Clock
PCCREG/Input Port F/Reserved
Lamp Fail Detection
Clock Mode Setting [Default:L]
PLL1 Power (1.9V)
PLL1 External Condenser
PLL1 Power (0V)
PLL2 Power (0V)
PLL2 External Condenser
PLL2 Power (1.9V)
AUD Clock
Power (0V)
Power (1.9V)
Clock Oscillator
Extarnal Click/X'TAL
Not used (Input Port)
Detect on/Off for PJ-Net Board
Error Detection during the Configuration
OK Detection during the Configuration
Flash IC Write Protect
PFC_SW
Control for R-S&H IC
Power for Inout/Output(0V)
System Clock IO
Power for Inout/Output(3.3V)
Dimmer Control
Serial Clock0/IO Port for SCI
Pol.
Action
O
-
O
-
O
H: Write Disable L: Write Enable
O
-
-
-
O
Select L
-
-
-
-
O
Reset with L -> H -> L
-
-
O
SH:H, PW:L
O
Reset: H
O
O
-
-
(Open)
-
(Open)
I
Wait with L
I
-
(Open)
I
Not used
I
-
O
-
I
-
O
-
O
-
-
-
O
-
-
-
O
-
-
-
I
-
-
-
I
-
I
-
I
-
I
-
I
(Open)
I
Lamp Failure Detection until Dimmer Starts
I
I
Switch
-
-
-
[470pF]
-
-
-
-
-
[470pF]
-
-
I
-
-
-
-
-
-
(Open)
I
-
I
I
L:Yes H: No
I
H:Error
I
H:OK
O
L: Protect
O
O
Select L
-
-
I/O
-
-
-
O
H: Lamp On
-
(Open)
-62-

Advertisement

Table of Contents
loading

This manual is also suitable for:

Plv-75l

Table of Contents