Yamaha AV-S70 Service Manual page 18

AV-S70/NX-SW70
QQ
3 7 63 1515 0
IC3 : YM3436D
DIR ( Digital Format Interface Receiver )
1
DAUX
HDLT 2
DOUT 3
VFL 4
OPT 5
SYNC 6
MCC 7
WC 8
MCB 9
MCA 10
SKSY 11
TE
L 13942296513
Pin Pin
I/O
No. Name
1 DAUX I Auxiliary input for audio data
2 HDLT O Asynchronous buffer operation flag
3 DOUT O Audio data output
4 VFL O Parity flag output
5 OPT O Fs x 1 Synchronous output signal for DAC
6 SYNC O Fs x 1 Synchronous output signal for DSP
7 MCC O Fs x 64Bit clock output
8 WC O Fs x 1Word clock output
9 MCB O Fs x 128Bit clock output
10 MCA O Fs x 256Bit clock output
11 SKSY I Clock synchronization control input
Crystal oscillator connection or external
12 XI I
clock input
13 XO O Crystal oscillator connection
14 P256 O VCO oscillating clock connection
15 LOCK O PLL lock flag
16 Vss Logic section power (GND)
17 TC O PLL time constant switching output
18 DIM1 I Data input mode selection
19 DIM0 I Data input mode selection
20 DOM1 I Data output mode selection
21 DOM0 I Data output mode selection
www
22 KM1 I Clock mode switching input 1
23 RSTN I System reset input
24 Vdda VCO section power (+5V)
.
25 CTLN I VCO control input N
17
http://www.xiaoyu163.com
33
FS1
32 KM0
31 KM2
30 TSTN
29 V
a
SS
28 CTLP
27 (N.C.)
26 PCO
25 CTLN
24 V a
DD
23 RSIN
Function
x ao u163
y
i
http://www.xiaoyu163.com
2 9
8
32 29 24 26 28 25 17 38 15 14 13
EXTW 36
SEL
PLL
D DIN
37
EIAJ (AES/EBU)
ERR
40
DIGITAL AUDIO
CSM
35
EMP INTERFACE
41
FS1
DECODER
33
FS0
34
SERIAL INTERFACE
44 43 42 1 18 19
Q Q
3 6 7 1 3 1 5
Pin Pin
I/O
No. Name
26 PCO O PLL phase comparison output
27 (NC)
28 CTLP I VCO control input P
29 Vssa VCO section power (GND)
30 TSTN I Test terminal. Open for normal use
31 KM2 I Clock mode switching input 2
32 KM0 I Clock mode switching input 0
Channel status sampling frequency display
33 FS1 O
output 1
Channel status sampling frequency display
34 FS0 O
output 0
35 CSM I Channel status output method selection
External synchronous auxiliary input word
36 EXTW I
clock
37 DDIN I EIAJ (AES/EBU) data input
38 LR O PLL word clock output
39 Vdd Logic section power (+5V)
40 ERR O Data error flag output
Channel status emphasis control code out-
41 EMP O
put
3-wire type microcomputer interface data
42 CD0 O
output
3-wire type microcomputer interface clock
43 CCK I
co
input
3-wire type microcomputer interface load
44 CLD I
.
input
9 4 2 8
12 31 22 11 23
MCA
10
SYSTEM MCB
9
WC
CLOCK 8
MCC
TIMING 7
SYNC
GENERATOR 6
OPT
5
DATA CLOCK
CONTROLLER
VFL
4
3 D OUT
S/P
BUFFER
P/S DOM1
20
DOM0
21
2 16 39 30
0 5 8 2 9 9 4 2 8
Function
m
9 9
9 9