Sharp ER-A750 Service Manual page 53

For "u" & "a" version
Hide thumbs Also See for ER-A750:
Table of Contents

Advertisement

4) Pin description
Pin
Signal
Symbol
In/Out
No.
name
1
VSS
GND
2
VDD
VCC
3
IOCS
LCDC
4
IOWR
WR
5
IORD
RD
6
MEMCS
RASV
7
MEMWR
WR
8
MEMRD
RD
9
READY
LCDWT
Out
10 MPUCLK
#
11
RESET
RESET
12 MPUSEL
GND
13
BHE
VCC
14
AB0
A0
15
AB1
A1
16
AB2
A2
17
AB3
A3
18
AB4
A4
19
AB5
A5
20
AB6
A6
21
AB7
A7
22
AB8
A8
23
AB9
A9
24
AB10
A10
25
AB11
A11
26
AB12
A12
27
AB13
A13
28
AB14
A14
29
AB15
A15
30
DB0
D0
In/Out Data bus
31
DB1
D1
In/Out Data bus
32
DB2
D2
In/Out Data bus
33
DB3
D3
In/Out Data bus
34
DB4
D4
In/Out Data bus
35
DB5
D5
In/Out Data bus
36
DB6
D6
In/Out Data bus
37
DB7
D7
In/Out Data bus
38
DB8
GND
39
DB9
GND
40
DB10
GND
41
DB11
GND
42
DB12
GND
43
DB13
GND
44
DB14
GND
45
DB15
GND
46
VWE
VWE
Out
47
VA0
VA0
Out
48
VA1
VA1
Out
49
VA2
VA2
Out
50
VA3
VA3
Out
51
VA4
VA4
Out
Function
GND
+5V
Chip select signal for control
In
register
Write strobe signal for control
In
register
Read strobe signal for control
In
register
In
VRAM chip select signal
In
VRAM write strobe signal
In
VRAM read strobe signal
Ready signal
In
Clock signal
In
Reset signal
In
GND
In
+5V
In
Address bus
In
Address bus
In
Address bus
In
Address bus
In
Address bus
In
Address bus
In
Address bus
In
Address bus
In
Address bus
In
Address bus
In
Address bus
In
Address bus
In
Address bus
In
Address bus
In
Address bus
In
Address bus
GND
GND
GND
GND
GND
GND
GND
GND
VRAM write strobe signal
VRAM address bus
VRAM address bus
VRAM address bus
VRAM address bus
VRAM address bus
Pin
Signal
Symbol
No.
name
52
VA5
VA5
53
VA6
VA6
54
VA7
VA7
55
VA8
VA8
56
VA9
VA9
57
VA10
VA10
58
VA11
VA11
59
VA12
VA12
60
VA13
VA13
61
VA14
VA14
62
VA15
NC
63
VCS4
NC
64
VCS3
NC
65
VCS2
NC
66
VCS1
VCS1
67
VCS0
VCS0
68
VD0
VD0
69
VD1
VD1
70
VD2
VD2
71
VD3
VD3
72
VD4
VD4
73
VD5
VD5
74
VD6
VD6
75
VD7
VD7
76
VD8
VCC
77
VD9
VCC
78
VD10
VCC
79
VDD
VCC
80
VSS
VCC
81
VD11
VCC
82
VD12
VCC
83
VD13
VCC
84
VD14
VCC
85
VD15
VCC
86 LCDENB LCDENB
87
XSCL
XSCL
88
LP
LP
89
WF
WF
90
YD
YD
91
UD0
UD0
92
UD1
UD1
93
UD2
UD2
94
UD3
UD3
95
LD0
NC
96
LD1
NC
97
LD2
NC
98
LD3
NC
99
OSC1
OSC1
100
OSC2
OSC2
7 – 23
In/Out
Function
Out
VRAM address bus
Out
VRAM address bus
Out
VRAM address bus
Out
VRAM address bus
Out
VRAM address bus
Out
VRAM address bus
Out
VRAM address bus
Out
VRAM address bus
Out
VRAM address bus
Out
VRAM address bus
NC
NC
NC
NC
Out
VRAM chip select signal
Out
VRAM chip select signal
In/Out VRAM data bus
In/Out VRAM data bus
In/Out VRAM data bus
In/Out VRAM data bus
In/Out VRAM data bus
In/Out VRAM data bus
In/Out VRAM data bus
In/Out VRAM data bus
+5V
+5V
+5V
+5V
+5V
+5V
+5V
+5V
+5V
+5V
Out
LCD control signal
Clock for display data
Out
transmission
Out
Display data latch pulse signal
Frame signal (Liquid crystal
Out
alternating current signal)
Out
Scanning line start signal
Out
Screen display data
Out
Screen display data
Out
Screen display data
Out
Screen display data
NC
NC
NC
NC
In
System clock
Out
System clock

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents