Sharp DV-SL700W Service Manual page 51

Table of Contents

Advertisement

Symbol
R_CS2_B/GPIO
R_CS1_B/GPIO
RST_B
IR_IN/GPIO
VFD_CLK/GPIO
VFD_STB/GPIO
VFD_DATA/GPIO
R_A20
R_A19 (E_VK11)
CLKIN
CLKOUT
RESERVED_N
RESERVED_P
RESERVED
RESERVED
VSS_PLLA
VSS_PLLA
VSS_PLLV
VDD_PLLV
M_DD[7]
M_DD[6]
M_DD[5]
M_DD[4]
M_DD[3]
VDD_02
M_DD[2]
M_DD[1]
M_DD[0]
M_WE_B
M_CAS_B
M_RAS_B
VSS_O2/VSS_K2
Pin NO
I/O
ROM / SRAM / flash chip select #2 or GPIO
68
IO
sft_cfg1[1]=1'b1
sft_cfg8[9]=1'b1
(other)
ROM / SRAM / flash chip select #2 or GPIO
69
IO
sft_cfg1[0]=1'b1
sft_cfg8[9]=1'b1
(other)
System reset (active low reset)
70
I
GPIO
71
I
sft_cfg8[9]=1'b1
(other)
GPIO[24] for VFD_CLK
IO
72
GPIO[22] for VFD_STB
73
IO
sft_cfg8[9]=1'b1
(other)
GPIO[23] for VFD_DATA
74
IO
sft_cfg8[9]=1'b1
(other)
ROM / SDRAM / flash address bus bit [20] (216 pin package)
I/O
75
ROM / SDRAM / flash address bus bit [19]
76
I/O
Clock input / crystal in (XTALI)
I
77
Clock input / crystal in (XTALO
O
78
Reserved
A
79
Reserved
A
80
Reserved
81
A
Reserved
A
82
Ground pin for audio PLL
S
83
3.3V power supply pin for audio PLL
S
84
Ground pin for system PLL and audio PLL
S
85
1.8V power supply pin for system PLL
86
S
SDRAM data bus [7]
I/O
87
SDRAM data bus [6]
I/O
88
SDRAM data bus [5]
89
I/O
SDRAM data bus [4]
I/O
90
SDRAM data bus [3]
I/O
91
I/O power supply #2
S
92
SDRAM data bus [2]
I/O
93
SDRAM data bus [1]
94
I/O
SDRAM data bus [0]
I/O
95
SDRAM write enable / row precharge
I/O
96
SDRAM column address strobe (CASB)
97
I/O
SDRAM column address strobe (RASB)
I/O
98
Kernel logic / I/O power shared ground supply #2
99
S
Description
Priority selection
Priority selection
Priority selection
Priority selection
Priority selection
51
Function
R_CS2_B (default)
DAC_DATA_E[7]
GPIO[18]
Function
R_CS1_B (default)
DAC_DATA_E[6]
GPIO[19]
Function
DAC_GPIO[20]
GPIO[20]
Function
DAC_DATA_E[5]
GPIO[22] (default)
Function
DAC_DATA_E[4]
GPIO[23] (default)
DV-SL700W
Dir
O
I
I/O
Dir
O
I
I/O
Dir
I
I/O
Dir
I
I/O
Dir
I
I/O

Advertisement

Table of Contents
loading

Table of Contents