Terminal Settings At Initial Resetting; Test Terminal (Test) - Epson S1C63454 Technical Manual

Table of Contents

Advertisement

2.2.4 Terminal settings at initial resetting

The output port (R) terminals and I/O port (P) terminals are shared with special output terminals and
input/output terminals of the serial interface. These functions are selected by the software. At initial
reset, these terminals are set to the general purpose output port terminals and I/O port terminals. Set
them according to the system in the initial routine. In addition, take care of the initial status of output
terminals when designing a system.
Table 2.2.4.1 shows the list of the shared terminal settings.
Terminal
name
R00
R01
R02
R03
P00–P03
P10
P11
P12
P13
∗ When "with pull-up" is selected by mask option (high impedance when "gate direct" is selected)
For setting procedure of the functions, see explanations for each of the peripheral circuits.

2.3 Test Terminal (TEST)

This is the terminal used for the factory inspection of the IC. During normal operation, connect the TEST
terminal to V
.
DD
S1C63454 TECHNICAL MANUAL
Table 2.2.3.1 Initial values
Name
Symbol
Data register A
Data register B
Extension register EXT
Index register X
Index register Y
Program counter
Stack pointer SP1
Stack pointer SP2
Zero flag
Carry flag
Interrupt flag
Extension flag
Queue register
Peripheral circuits
Name
RAM
Display memory
Other pheripheral circuits
Table 2.2.4.1 List of shared terminal settings
Terminal status
at initial reset
R00 (High output)
R01 (High output)
R02 (High output)
R03 (High output)
P00–P03 (Input & Pull-up ∗)
P10 (Input & Pull-up ∗)
P11 (Input & Pull-up ∗)
P12 (Input & Pull-up ∗)
P13 (Input & Pull-up ∗)
CHAPTER 2: POWER SUPPLY AND INITIAL RESET
CPU core
Number of bits
Setting value
A
4
B
4
EXT
8
X
16
Y
16
PC
16
SP1
8
SP2
8
Z
1
C
1
I
1
E
1
Q
16
Number of bits
Setting value
4
4
∗ See Section 4.1, "Memory Map".
Special output
TOUT
FOUT
TOUT
FOUT
EPSON
Undefined
Undefined
Undefined
Undefined
Undefined
0110H
Undefined
Undefined
Undefined
Undefined
0
0
Undefined
Undefined
Undefined
Serial I/F
Master
Slave
SIN(I)
SIN(I)
SOUT(O) SOUT(O)
SCLK(O) SCLK(I)
SRDY(O)
11

Advertisement

Table of Contents
loading

Table of Contents