Samsung ML-920 Service Manual page 140

CIRCUIT DESCRIPTION
No Pin Name
211 ADDR9
212 Vddo
213 ADDR10
214 Vsso
215 ADDR11
216 ADDR12
217 ADDR13
218 ADDR14
219 Vsso
220 ADDR15/CTOut[0]
221 ADDR16/CTOut[1]
222 ADDR17/CTOut[2]
223 ADDR18/CTOut[3]
224 Vsso
225 ADDR19/CTOut[4]
226 ADDR20/CTOut[5]
227 ADDR21/CTOut[6]
228 ADDR22/CTOut[7]
229 Vddo
230 ADDR23/PTOut
231 Vsso
232 TESTSE
233 TM
234 Vddi
235 MCLK
236 Vssi
237 FILTER
238 CPUTEST
239 nRESET
240 nRSTOUT
Repair Manual
3-10
I/O Reset Value
O L
Vdd -
O L Address Bus 10 for ROM
Vss -
O L Address Bus 11 for ROM
O " Address Bus 12 for ROM
O " Address Bus 13 for ROM
O " Address Bus 14 for ROM
Vss -
O L Address Bus 15 for ROM
O " Address Bus 16 for ROM
O " Address Bus 17 for ROM
O " Address Bus 18 for ROM
Vss -
O L Address Bus 19 for ROM
O " Address Bus 20 for ROM
O " Address Bus 21 for ROM
O " Address Bus 22 for ROM
Vdd -
O L Address Bus 23 for ROM
Vss -
I - Scan Enable :Tied to Gnd
I -
Vcca -
I -
Vssa -
O -
I -
I -
O L
- This Document can not be used without Samsung's authorization -
Description
Address Bus 9 for ROM
5 V
5 V Gnd
5 V Gnd
5 V Gnd
5 V
5 V Gnd
Test Mode :Tied to Gnd
3.3 V
Master Clock
3.3 V Gnd
Charge Pump Out :
Capacitor is connected
CPU Test Mode :
Tied to Gnd
Reset Input
Reset Output
PAD
PHOB8, 8 mA
PHOB8, 8 mA
PHOB8, 8 mA
"
"
"
PHOB8, 8 mA
"
"
"
PHOB8, 8 mA
"
"
"
PHOB8, 8 mA
PHILD50, ST
"
for PLL
PHIC
for PLL
POBA
PHILD50, ST
PHIL, ST
PHOB8, 8 mA
Samsung Electronics