Diagrams; Bd Section - Sony MDS-JA50ES Service Manual

Minidisc deck
Hide thumbs Also See for MDS-JA50ES:
Table of Contents

Advertisement

SECTION 6

DIAGRAMS

6-1. BLOCK DIAGRAMS
— BD SECTION —
HR901
OVER
WRITE
HEAD
46 45 44 43
OPTICAL PICK-UP BLOCK
VC
(KMS-210A/J-N)
IC172
2
IV-AMP
J
3
1
48
BUFFER
I
IV-AMP
6
7
47
F
5
6
C B
J
I
D A
A
2
B
E
3
C
6
4
D
5
E
6
F
VC
7
RV101
FI
E-F
8
BALANCE
FO
9
VC
1
VC
TEMPR
16
RV102
D101
TEMPI
12
LASER
POWER
Q101
LASER ON
PD
10
PD
SWITCH
APCREF
11
HIGH
POWER
4
LD
IC122
2
Q162,163
APC
L.F
MOD
Q164
HF
H.F
MODULE
MOD
SWITCH
SLED/SPINDLE MOTOR DRIVE,
FOCUS/TRACKING COIL DRIVE
IC151
TRACKING
2
COIL
2
FOCUS
TRK–
26
COIL
DRIVER
TRK+
29
FCS+
8
DRIVER
FCS–
11
M101
2
SLED+
SLED
M
15
SLED–
DRIVER
MOTOR
13
M102
SPDL+
2
SPINDLE
M
22
DRIVER
SPDL–
MOTOR
24
CLOCK
DETECTOR
Signal path
:PB
33
:REC
Q151
09
:PB (Digital out)
RESET
SWITCH
:REC (Digital in)
18
Q181,182
2
11
3
OVER WRITE
HEAD
14
HEAD DRIVE
9
DRIVE
15
IC181
4
19
+5V
17
1
RF AMP
IC101
42
RF
RF AGC
41
& EQ
AUX
AUX
RF AMP
BPF
34
SW
BOTM
PEAK &
38
PEAK
BOTTOM
39
5
ABCD
ABCD
37
AMP
IV AMP
FOCUS
IV AMP
FE
ERROR
35
AMP
ADFM
AT
30
AMP
ADIN
31
+2.5V
ADFG
GENERATOR
33
TE
TRACKING
26
+5V
ERROR
SE
29
AMP
TEMP
IC102
AMP
TLB
4
2
27
TFIL
SERIAL
APC
25
P-P
VC
PARALLEL
THID
DECODER
23
TENV
22
14 15
17 18 19 20
4
TFDR
31
TRDR
32
FRDR
5
FFDR
6
SFDR
17
SRDR
18
SPFD
19
8
SPRD
20
FS4
3
— 37 —
DIGITAL SIGNAL PROCESSOR,
DIGITAL SERVO SIGNAL PROCESSOR,
EFM/ACIRC ENCODER/DECODER
IC121
14
SQSY
SUBCODE
2
PROCESSOR,
READER/
GENERATOR
IC182
EFMO
45
EFM
RFI
REGISTER
MOD/DEMOD
58
CLTV
60
FILI
EFM
62
TIMING
FILTER
PCO
61
GENERATOR
FILO
63
4
PLL
SPFD
DIGITAL
94
CLV
SPRD
93
PROCESSOR
ADIP
ADIP
82
DEMOD
DECODER
AUX
68
BOTM
65
5
PEAK
64
ABCD
ANALOG
66
A/D
FE
MUX
CONV
67
TE
77
SE
76
VC
VC
69
SWDT
8
SCLK
4
9
CPU
XLAT
IF
10
XRST
16
REC
24
SRDT
11
DIRC
SERVO
7
CONTROL
SERVO
SENS
AUTO
CONTROL
SEQUENCER
12
FILTER
51 52 49 53
15
21
20
DIDT
28
DIGITAL
DIN
AUDIO
PLL
DODT
IN/OUT
27
DTO
AUDIO
30
DATA
DTI
CONTROL
29
ECC
C2PO
ENCODER
31
DECODER
32K RAM
BCK
TIMING
32
GENERATOR
LRCK
33
&
FS4
90
CLOCK
XTAI
GENERATOR
35
DFCT
3
FOK
2
5
SHCK
PROCESSOR
4
OFTRK
98
COUT
99
WRPWR
6
S101
APC
LIMIT IN
LDDR
LD
PWM
84
GEN
SW191
LOAD IN DET
SW192
LOAD OUT DET
SERVO DSP/PWM GENERATOR
SW193
FOCUS/TRACKING/
HEAD DOWN
SLED SERVO & PWM
DET
SW194
HEAD UP DET
6
-1
IC171
MEMORY
85 86 87 89 91 92
SDA
SCL
6
— 38 —
MDS-JA50ES
DOUT
DODT
DATA
C2PO
M191
LOADING MOTOR
L OUT
M
L IN
M192
HEAD MOTOR
HU
M
HD
BCK
LRCK
SENS
SRDT
5
XLAT
SCLK
SWDT
SCTX
SQSY
512FS
DFCK
FOK
SHCK
FG
WRPWR
A
LIMIT
DIGITAL
INSW
SECTION
(Page 39)
OUTSW
HDS
HUS
PROTECT
REFLECT
S102-1
-2
PROTECT
S102-2
REFLECT
5
SDA
6
SCL
XRST
LDON
REC
MOD

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents