Ddc Signals; Preset Timing - Philips 160VW9FB/78 Service Manual

Hide thumbs Also See for 160VW9FB/78:
Table of Contents

Advertisement

2.2.2
TTL Inputs (Sync-Signals)
Level:
L = 0V ~ 0.8V
Separate sync. Polarity: positive or negative
The Monitor has to operate up to the following specified TTL-input signals
2.2.3
H- Sync. And V – Sync. Signals at the monitor input
High logic level
Low logic level
Rise time
Fall time
Overshoot
Undershoot

2.3 DDC Signals

DDC Serial Data:
DDC Serial Clock:
2.4 Factory Preset Timing
VESA Modes
Mode
Resolution
640x480@60Hz
VGA
640x480@72Hz
640x480@75Hz
800x600@56Hz
800x600@60Hz
SVGA
800x600@72Hz
800x600@75Hz
1024x768@60Hz
XGA
1024x768@70Hz
1024x768@75Hz
WXGA
1360x768@60Hz
WXGA
1366x768@60Hz
H = 2.4V ~ 5V
< 200ns
< 0.7V
2.4V
0.8V
0V
< 50ns
: ≥ 2.4V
: ≤ 0.8V
: 0.8V ~ 2.4V: < 50ns
: 2.4V ~ 0.8V: < 50ns
: ≤ 0.7V
: ≤ 0.7V
Pin 12 of 15 pin D-sub connector, TTL-Level
Pin 15 of 15 pin D-sub connector, TTL-Level
Total
800 x 525
832 x 520
840 x 500
1024 x 625
1056 x 628
1040 x 666
1056x625
1344x806
1328x806
1312x800
1792x795
1792x798
2.4V
0.8V
< 0.7V
< 50ns
< 200ns
Horizontal
Nominal
Sync
Frequency
Polarity
+/- 0.5kHz
31.469
N
37.861
N
37.500
N
35.156
N/P
37.879
P
48.077
P
46.875
P
48.363
N
56.476
N
60.023
P
47.712
N
47.712
N
HUDSON 9
Vertical
Nominal
Nominal
Sync
Pixel
Freq.
Polarity
Clock
+/- 1 Hz
(MHz)
59.940
N
25.175
72.809
N
31.500
75.00
N
31.500
56.250
N/P
36.000
60.317
P
40.000
72.188
P
50.000
75.000
P
49.500
60.004
N
65.000
70.069
N
75.000
75.029
P
78.750
60.015
N
59.790
N
59
85.5
85.5

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

160vw

Table of Contents