Schematic Diagram - Main Board (2/3) - Sony MEX-BT5100 Service Manual

Hide thumbs Also See for MEX-BT5100:
Table of Contents

Advertisement

MEX-BT5100

5-13. SCHEMATIC DIAGRAM - MAIN Board (2/3) -

(2/3)
A9
A8
A6
A5
A7
A4
A2
(Page 33)
A1
A3
(Page 29)
LINK_OFF
LINK_OFF
UNICLK
UNI_CLK
UNISI
UNI_SI
UNISO(CD)
UNI_SO
D_GND
D_3.3V
C521
C522
Z_MUTE
100
0.01
16V
AU_5V
C525
100
C526
TEST(OPEN)
16V
0.01
BU_GND
BU_3.3V
C531
0.1
SYS_RST
R575
100k
DR_GND
DR_6V
CN503
40P
GND
GND
D512
GND
RB751V
ATT
ATT
USB_GND
D+
D-
USB_GND
MASTER_RESET
IT_POW
DISP_RST
DISPLAY_RESET
USB_OVER_CURRENT
USB_POWER_ENABLE
DISP_IF
DISPLAY_POWER
MASTER_FLSW
DISPLAY_FLSW
MAS_PW
MASTER_POWER
DOOR_SW
SH_RST
SH_RESET
SH_PW
SH_POWER
NOSE_SW
NC
SA_CLK
EVOL_CLOCK
SA_DATA
EVOL_DATA
(Page
RESET
SH_TX
31)
DISPLAY_TX
SH_RX
DISPLAY_RX
NC
SH_TX
MASTER_TX
SH_RX
MASTER_RX
AUDIO_GND
BT_R
BT_AUDIO_R
AUDIO_GND
BT_L
BT_AUDIO_L
GND
+B(3.3V)
+B(5.0V)
+B(5.0V)
GND
GND
MEX-BT5100
• See page 43 for Waveforms.
• See page 45 for IC Block Diagrams.
SYS_RST
L503
2.2μH
CD_MUTE
L502
10μH
CNP501
28P
BUS_ON
BUS_ON
BU_CHK
BU_IN
OPEN_REQ
D506
EJECT_OK
RB751V
EJECT_OK
C520
A_3.3V
100
C519
0.01
16V
A_GND
CD_R
AU_RCH
AU_GND
CD_L
AU_LCH
A_ATT
CDM_ON
CDM_ON
CD_ON
CD_ON
RE0
DR_GND
RE1
DR_6V
C527
C528
0.01
100
16V
QUALITY
S_METER
KEY_IN0
IT_POW(SH)
D510
RB751V
• See page 49 for IC Pin Function Description.
MUTE
D507
RB751V
GUI_RX
SH_RX
R544
100
GUI
_TX
MAS_PW
R545
100
MAS
_PW
R563
0
SH_PW
GUI_PW
RE_IN0
R511
10k
RE_IN1
SCL
R512
10k
I2CCCKO
SDA
I2CSIO
R513
R514
C502
AVCC
2.2k
2.2k
0.01
AVRH
R407
R409
AVSS
33k
68k
QUALITY
SYSTEM CONTROLLER
VSM
MB90F045PMC-G-9068-SPE1
R515
NC
100
KEYIN0
R517
VSS
10k
RC_IN0
R518
NC
D501
10k
MC2836-T112
NC
NC
NC
R516
100
NC
MD0
MD1
MD2
KEY
Q501
ACK
RT1P141C
R521
KEY ACTIVE
47k
SWITCH
C530
0.01
R523
68k
(AEP,UK)
R530
33k
BU_CHK
IT_POW(MASTER)
34
34
+3.3V REGULATOR
IC504
S1206B33-U3T1G
O
I
VSS
C516
C517
C518
C515
100
330
1000
C509
0.01
16V
10V
6.3V
0.1
(AEP,UK)
(US,CND)
R503
R504
100k
100k
R507
R508
100k
100k
S503
FREQUENCY
SELECT
10k
NC
AREA
9k
SEL2
AREA
R509
SEL1
100k
AREASEL0
100k
R510
DEBUG
R569
0
TEST_IN
CDM_ON
CDMON_IN
CD_ON
CDON_IN
CD_MUTE
CDMUTE_IN
NC
R559
100
EJECT_OK
EJECT_OK
PARKING
R541
100
IC501
RC_IN1
R547
100
FLD_ON
R546
100
FL_ON
L501
NC
2.2μH
R560
100
BUSON
ILLIN
TELATT
VCC3
OSCIN
R520
0
X501
OSCOUT
18.432MHz
VSS1
C506
15p
C507
XOUT
15p
X502
32.768KHz
XIN
RST_PROTECT
RESET
R540
100
R573
100k
C512
C508
2.2
0.1
50V
D503
RB751V
D505
R519
1SS355WTE
100k
-17
D511
IC502
RB705D
XC61CN2802NR
IT_FSW_SFT
S601
RESET SIGNAL
RESET
GENERATOR
A12
A17
A16
A11
A13
A14
(Page
A18
33)
A15
(E)
C2
C3
C514
100
C4
16V
C5
C513
C1
0.01
(Page
TEST
35)
RC1
FLD_ON
FL_ON
ILL
TELATT
C504
0.01
C6
C7
C9
C10
C11
(Page
C12
35)
C13
RC0

Advertisement

Table of Contents
loading

Table of Contents