15 Quad Synchronous Serial Interface (QSPI)
S1C31 QSPI
(register access
master mode)
Figure 15.2.2.4 Connections between QSPI in Register Access Master Mode
S1C31 QSPI
(slave mode)
External single-I/O
SPI slave devices
Figure 15.2.2.5 Connections between QSPI in Slave Mode and External Single-I/O SPI (Legacy SPI) Master Device
15-4
#QSPISSn
Px1
Px2
QSDIOn3
QSDIOn2
QSDIOn1
QSDIOn0
QSPICLKn
and External QSPI Slave Devices
#QSPISSn
QSDIOn1
QSDIOn0
QSPICLKn
#SPISS
SDI
SDO
SPICK
#SPISS
SDI
SDO
SPICK
Seiko Epson Corporation
#QSPISS
QSDIO3
QSDIO2
QSDIO1
QSDIO0
QSPICLK
#QSPISS
QSDIO3
QSDIO2
External QSPI
slave devices
QSDIO1
QSDIO0
QSPICLK
#QSPISS
QSDIO3
QSDIO2
QSDIO1
QSDIO0
QSPICLK
#SPISS0
#SPISS1
#SPISS2
External single-I/O
SPI master device
SDO
SDI
SPICK
S1C31D41 TECHNICAL MANUAL
(Rev. 1.1)