Figure 15.12 Example Of Inter-Processor Communication Using Multiprocessor Format (Transmission Of Data H'aa To Receiving Station A) - Hitachi SH7751 Hardware Manual

Superh risc engine
Table of Contents

Advertisement

Note: Even when this LSI has received data with a 0 multiprocessor bit that was meant to be sent
to another station, the RDRF flag in SCSSR1 is set to 1. When the RDRF flag in SCSSR1
is set to 1, the exception handling routine reads the MPIE bit in SCSCR1, and skips the
receive data if the MPIE bit is 1. Skipping of unnecessary data is achieved by
collaborative operation with the exception handling routine.
Transmitting
station
Receiving
station A
(ID = 01)
Serial
data
MPB: Multiprocessor bit
Figure 15.12 Example of Inter-Processor Communication Using Multiprocessor Format
Rev. 3.0, 04/02, page 610 of 1064
Serial transmission line
Receiving
station B
(ID = 02)
H'01
(MPB = 1)
ID transmission cycle:
Receiving station
specification
(Transmission of Data H'AA to Receiving Station A)
Receiving
station C
(ID = 03)
H'AA
(MPB = 0)
Data transmission cycle:
Data transmission to
receiving station specified
by ID
Receiving
station D
(ID = 04)

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7751r

Table of Contents