Advertisement
3°
wi —) 8
4
Q
—
> om i] mi >
xz
cr m < m od
=
m
+
m a
=
n
s
o
w
0
(o5) a
2
v0
I
fs serial data input (complement of 2)
fs serial data input clock (Bit clock)
Pin No.
Pin Name
DATA
BCK
L, R channel discrimination signal for fs input
("H": Rch, "L": Lch)
Reset input
(Active: "L")
I
Level meter read mode
(Active: "L'")
XCE
Chip select input
(Active: "L")
VO/Z | 4bit data bus (3 state terminal)
oO
VO/Z
V/O/Z | 4bit data bus (3 state terminal)
VO/Z
Zz
Zz © S 5
c
n
Oo
oan
Se
D
D3
AO
N
Adress input (inside resister select)
Power supply (+5V)
>
— wa
VDD
59
Fe ed EE
E
e e ES A TR
NE ee AOR e T
Oe eae
ee
Advertisement
