Table of Contents
Advertisement
Philips Semiconductors
6. Functional description
6.1 Analog transceiver
6.2 Voltage regulator
6.3 PLL
6.4 Bit clock recovery
6.5 Philips Serial Interface Engine (PSIE)
6.6 SoftConnect
9397 750 09238
Product data
The integrated transceiver interfaces directly to the USB cables through termination
resistors.
A 3.3 V regulator is integrated on-chip to supply the analog transceiver. This voltage
is also provided as an output to connect to the external 1.5 kΩ pull-up resistor.
Alternatively, the PDIUSBD12 provides SoftConnect technology with an integrated
1.5 kΩ pull-up resistor.
A 6 MHz to 48 MHz clock multiplier PLL (Phase-Locked Loop) is integrated on-chip.
This allows for the use of a low-cost 6 MHz crystal. EMI is also minimized due to the
lower frequency crystal. No external components are needed for the operation of the
PLL.
The bit clock recovery circuit recovers the clock from the incoming USB data stream
using 4× oversampling principle. It is able to track jitter and frequency drift specified
by the USB specification.
The Philips SIE implements the full USB protocol layer. It is completely hardwired for
speed and needs no firmware intervention. The functions of this block include:
synchronization pattern recognition, parallel/serial conversion, bit stuffing/de-stuffing,
CRC checking/generation, PID verification/generation, address recognition, and
handshake evaluation/generation.
The connection to the USB is accomplished by bringing D+ (for high-speed USB
device) HIGH through a 1.5 kΩ pull-up resistor. In the PDIUSBD12, the 1.5 kΩ pull-up
resistor is integrated on-chip and is not connected to V
is established through a command sent by the external/system microcontroller. This
allows the system microcontroller to complete its initialization sequence before
deciding to establish connection to the USB. Re-initialization of the USB bus
connection can also be performed without requiring to pull out the cable.
The PDIUSBD12 will check for USB V
established. V
sensing is provided through pin EOT_N. See
BUS
description"
for details. Sharing of V
accomplished by using V
open-drain output of the DMA controller pin.
Rev. 08 — 20 December 2001
USB interface device with parallel bus
availability before the connection can be
BUS
sensing and EOT_N can be easily
BUS
voltage as the pull-up voltage for the normally
BUS
PDIUSBD12
by default. The connection
CC
Section 3.2 "Pin
© Koninklijke Philips Electronics N.V. 2001. All rights reserved.
5 of 35
Advertisement
Table of Contents
