Sign In
Upload
Manuals
Brands
National Instruments Manuals
Computer Hardware
PCI-6071E
User Manuals: National Instruments PCI-6071E Card
Manuals and User Guides for National Instruments PCI-6071E Card. We have
4
National Instruments PCI-6071E Card manuals available for free PDF download: User Manual, Programmer's Manual
National Instruments PCI-6071E User Manual (265 pages)
Brand:
National Instruments
| Category:
Computer Hardware
| Size: 3.59 MB
Table of Contents
Table of Contents
6
About this Manual
13
Conventions
13
Related Documentation
14
NI-DAQ for Windows
14
NI-Daqmx for Linux
14
NI-Daqmx Base
15
Labview
15
Labwindows/CVI
16
Measurement Studio
16
ANSI C Without ni Application Software
17
NET Languages Without ni Application Software
17
Device Documentation and Specifications
18
Training Courses
18
Technical Support on the Web
18
DAQ System Overview
19
DAQ Hardware
20
Daq-Stc
21
Calibration Circuitry
21
Internal or Self-Calibration
22
External Calibration
22
Signal Conditioning
22
Sensors and Transducers
22
Signal Conditioning Options
23
Scxi
23
Scc
24
5B Series
24
Cables and Accessories
24
Using Accessories with Devices
25
Custom Cabling
27
Programming Devices in Software
28
I/O Connector Signal Descriptions
29
Terminal Name Equivalents
32
+5 V Power Source
34
Analog Input
35
Analog Input Circuitry
35
Mux
35
Instrumentation Amplifier (ni
36
A/D Converter
36
Ai Fifo
36
Analog Trigger
36
AI Timing Signals
36
Input Polarity and Range
36
Analog Input Terminal Configuration
39
Dither
42
Multichannel Scanning Considerations
43
Use Low Impedance Sources
44
Use Short High-Quality Cabling
45
Carefully Choose the Channel Scanning Order
45
Avoid Switching from a Large to a Small Input Range
45
Insert Grounded Channel between Signal Channels
45
Minimize Voltage Step between Adjacent Channels
46
Avoid Scanning Faster than Necessary
46
Example 1
46
Example 2
47
AI Data Acquisition Methods
47
Software-Timed Acquisitions
47
Hardware-Timed Acquisitions
47
Analog Input Triggering
48
AI Start Trigger Signal
49
Using a Digital Source
49
Using an Analog Source
49
Outputting the AI Start Trigger Signal
50
AI Reference Trigger Signal
50
Using a Digital Source
52
Using an Analog Source
52
Outputting the AI Reference Trigger Signal
52
AI Pause Trigger Signal
53
Using a Digital Source
53
Using an Analog Source
53
Connecting Analog Input Signals
54
Types of Signal Sources
56
Floating Signal Sources
56
Ground-Referenced Signal Sources
56
Differential Connection Considerations
56
Differential Connections for Ground-Referenced Signal Sources
57
Common-Mode Signal Rejection Considerations
58
Differential Connections for Non-Referenced or Floating Signal Sources
58
Single-Ended Connection Considerations
60
Common-Mode Signal Rejection Considerations
60
Single-Ended Connections for Floating Signal Sources (RSE Configuration)
61
Single-Ended Connections for Grounded Signal Sources (NRSE Configuration)
61
Field Wiring Considerations
62
Configuring AI Modes in Software
63
Traditional NI-DAQ (Legacy)
63
NI-Daqmx
63
Analog Input Timing Signals
64
AI Start Trigger Signal
66
Using a Digital Source
67
Using an Analog Source
67
Outputting the AI Start Trigger Signal
67
AI Reference Trigger Signal
68
Using a Digital Source
69
Using an Analog Source
70
Outputting the AI Reference Trigger Signal
70
AI Pause Trigger Signal
70
Using a Digital Source
70
Using an Analog Source
71
AI Sample Clock Signal
71
Using an Internal Source
71
Using an External Source
71
Outputting the AI Sample Clock Signal
72
Other Timing Requirements
73
AI Sample Clock Timebase Signal
74
AI Convert Clock Signal
75
Using an Internal Source
75
Using an External Source
76
Outputting the AI Convert Clock Signal
76
Using a Delay from Sample Clock to Convert Clock
77
Other Timing Requirements
77
AI Convert Clock Timebase Signal
79
Master Timebase Signal
79
AI Hold Complete Event Signal
80
External Strobe Signal
80
Getting Started with AI Applications in Software
81
Analog Output
82
Analog Output Circuitry
82
Dacs
82
Dac Fifo
82
AO Sample Clock
83
Polarity and Reference Selection
83
Reference Selection
83
Polarity Selection
84
Reglitch Selection
84
Minimizing Glitches on the Output Signal
84
AO Data Generation Methods
85
Software-Timed Generations
85
Hardware-Timed Generations
85
Buffered
85
Non-Buffered
86
Analog Output Triggering
86
AO Start Trigger Signal
87
Using a Digital Source
87
Using an Analog Source
87
Outputting the AO Start Trigger Signal
87
AO Pause Trigger Signal
88
Using a Digital Source
88
Using an Analog Source
88
Connecting Analog Output Signals
89
Waveform Generation Timing Signals
90
AO Start Trigger Signal
90
Using a Digital Source
90
Using an Analog Source
91
Outputting the AO Start Trigger Signal
91
AO Pause Trigger Signal
91
Using a Digital Source
91
Using an Analog Source
92
AO Sample Clock Signal
92
Using an Internal Source
92
Using an External Source
92
Outputting the AO Sample Clock Signal
93
Other Timing Requirements
93
AO Sample Clock Timebase Signal
94
Master Timebase Signal
95
Getting Started with AO Applications in Software
96
Digital I/O
98
Extended Digital I/O
98
Port 3 Signal Assignments
98
Power-On State
99
Changing DIO Power-On State to Pulled Low
99
Timing Specifications
100
Mode 1 Input Timing
102
Mode 1 Output Timing
103
Mode 2 Bidirectional Timing
104
Power-On States of the PFI and DIO Lines
105
Connecting Digital I/O Signals
105
Getting Started with DIO Applications in Software
106
Counters
107
Counter Triggering
107
Start Trigger
107
Pause Trigger
108
Counter Timing Signals
108
Counter 0 Source Signal
109
Counter 0 Gate Signal
110
Counter 0 Internal Output Signal
111
CTR 0 out Pin
112
Counter 0 Up/Down Signal
112
Counter 1 Source Signal
112
Counter 1 Gate Signal
113
Counter 1 Internal Output Signal
114
Counter 1 Up/Down Signal
115
Frequency Output Signal
115
Master Timebase Signal
115
Getting Started with Counter Applications in Software
116
Programmable Function Interfaces (PFI)
117
Inputs
117
Outputs
117
Digital Routing
119
Timing Signal Routing
119
Connecting Timing Signals
122
Routing Signals in Software
123
Real-Time System Integration Bus (RTSI)
124
RTSI Triggers
124
PCI E Series Devices
124
PXI E Series Devices
125
Device and RTSI Clocks
127
Synchronizing Multiple Devices
127
Bus Interface
128
MITE and Daqpnp
128
Using PXI with Compactpci
128
Data Transfer Methods
129
Direct Memory Access (DMA)
129
Interrupt Request (IRQ)
129
Programmed I/O
129
Changing Data Transfer Methods between DMA and IRQ
130
Triggering
131
Triggering with a Digital Source
131
Triggering with an Analog Source
132
PFI 0/AI START TRIG Pin
133
Analog Input Channel
133
Analog Trigger Actions
133
Analog Trigger Types
134
Level Triggering
134
Level Triggering with Hysteresis
135
Window Triggering
135
Analog Trigger Accuracy
136
Device-Specific Information
137
Advertisement
National Instruments PCI-6071E User Manual (265 pages)
Brand:
National Instruments
| Category:
I/O Systems
| Size: 3.59 MB
Table of Contents
Table of Contents
6
About this Manual
13
Conventions
13
Related Documentation
14
NI-DAQ for Windows
14
NI-Daqmx for Linux
14
NI-Daqmx Base
15
Labview
15
Labwindows/CVI
16
Measurement Studio
16
ANSI C Without ni Application Software
17
NET Languages Without ni Application Software
17
Device Documentation and Specifications
18
Training Courses
18
Technical Support on the Web
18
DAQ System Overview
19
DAQ Hardware
20
Daq-Stc
21
Calibration Circuitry
21
Internal or Self-Calibration
22
External Calibration
22
Signal Conditioning
22
Sensors and Transducers
22
Signal Conditioning Options
23
Scxi
23
Scc
24
5B Series
24
Cables and Accessories
24
Using Accessories with Devices
25
Custom Cabling
27
Programming Devices in Software
28
I/O Connector Signal Descriptions
29
Terminal Name Equivalents
32
+5 V Power Source
34
Analog Input
35
Analog Input Circuitry
35
Mux
35
Instrumentation Amplifier (ni
36
A/D Converter
36
Ai Fifo
36
Analog Trigger
36
AI Timing Signals
36
Input Polarity and Range
36
Analog Input Terminal Configuration
39
Dither
42
Multichannel Scanning Considerations
43
Use Low Impedance Sources
44
Use Short High-Quality Cabling
45
Carefully Choose the Channel Scanning Order
45
Avoid Switching from a Large to a Small Input Range
45
Insert Grounded Channel between Signal Channels
45
Minimize Voltage Step between Adjacent Channels
46
Avoid Scanning Faster than Necessary
46
Example 1
46
Example 2
47
AI Data Acquisition Methods
47
Software-Timed Acquisitions
47
Hardware-Timed Acquisitions
47
Analog Input Triggering
48
AI Start Trigger Signal
49
Using a Digital Source
49
Using an Analog Source
49
Outputting the AI Start Trigger Signal
50
AI Reference Trigger Signal
50
Using a Digital Source
52
Using an Analog Source
52
Outputting the AI Reference Trigger Signal
52
AI Pause Trigger Signal
53
Using a Digital Source
53
Using an Analog Source
53
Connecting Analog Input Signals
54
Types of Signal Sources
56
Floating Signal Sources
56
Ground-Referenced Signal Sources
56
Differential Connection Considerations
56
Differential Connections for Ground-Referenced Signal Sources
57
Common-Mode Signal Rejection Considerations
58
Differential Connections for Non-Referenced or Floating Signal Sources
58
Single-Ended Connection Considerations
60
Common-Mode Signal Rejection Considerations
60
Single-Ended Connections for Floating Signal Sources (RSE Configuration)
61
Single-Ended Connections for Grounded Signal Sources (NRSE Configuration)
61
Field Wiring Considerations
62
Configuring AI Modes in Software
63
Traditional NI-DAQ (Legacy)
63
NI-Daqmx
63
Analog Input Timing Signals
64
AI Start Trigger Signal
66
Using a Digital Source
67
Using an Analog Source
67
Outputting the AI Start Trigger Signal
67
AI Reference Trigger Signal
68
Using a Digital Source
69
Using an Analog Source
70
Outputting the AI Reference Trigger Signal
70
AI Pause Trigger Signal
70
Using a Digital Source
70
Using an Analog Source
71
AI Sample Clock Signal
71
Using an Internal Source
71
Using an External Source
71
Outputting the AI Sample Clock Signal
72
Other Timing Requirements
73
AI Sample Clock Timebase Signal
74
AI Convert Clock Signal
75
Using an Internal Source
75
Using an External Source
76
Outputting the AI Convert Clock Signal
76
Using a Delay from Sample Clock to Convert Clock
77
Other Timing Requirements
77
AI Convert Clock Timebase Signal
79
Master Timebase Signal
79
AI Hold Complete Event Signal
80
External Strobe Signal
80
Getting Started with AI Applications in Software
81
Analog Output
82
Analog Output Circuitry
82
Dacs
82
Dac Fifo
82
AO Sample Clock
83
Polarity and Reference Selection
83
Reference Selection
83
Polarity Selection
84
Reglitch Selection
84
Minimizing Glitches on the Output Signal
84
AO Data Generation Methods
85
Software-Timed Generations
85
Hardware-Timed Generations
85
Buffered
85
Non-Buffered
86
Analog Output Triggering
86
AO Start Trigger Signal
87
Using a Digital Source
87
Using an Analog Source
87
Outputting the AO Start Trigger Signal
87
AO Pause Trigger Signal
88
Using a Digital Source
88
Using an Analog Source
88
Connecting Analog Output Signals
89
Waveform Generation Timing Signals
90
AO Start Trigger Signal
90
Using a Digital Source
90
Using an Analog Source
91
Outputting the AO Start Trigger Signal
91
AO Pause Trigger Signal
91
Using a Digital Source
91
Using an Analog Source
92
AO Sample Clock Signal
92
Using an Internal Source
92
Using an External Source
92
Outputting the AO Sample Clock Signal
93
Other Timing Requirements
93
AO Sample Clock Timebase Signal
94
Master Timebase Signal
95
Getting Started with AO Applications in Software
96
Digital I/O
98
Extended Digital I/O
98
Port 3 Signal Assignments
98
Power-On State
99
Changing DIO Power-On State to Pulled Low
99
Timing Specifications
100
Mode 1 Input Timing
102
Mode 1 Output Timing
103
Mode 2 Bidirectional Timing
104
Power-On States of the PFI and DIO Lines
105
Connecting Digital I/O Signals
105
Getting Started with DIO Applications in Software
106
Counters
107
Counter Triggering
107
Start Trigger
107
Pause Trigger
108
Counter Timing Signals
108
Counter 0 Source Signal
109
Counter 0 Gate Signal
110
Counter 0 Internal Output Signal
111
CTR 0 out Pin
112
Counter 0 Up/Down Signal
112
Counter 1 Source Signal
112
Counter 1 Gate Signal
113
Counter 1 Internal Output Signal
114
Counter 1 Up/Down Signal
115
Frequency Output Signal
115
Master Timebase Signal
115
Getting Started with Counter Applications in Software
116
Programmable Function Interfaces (PFI)
117
Inputs
117
Outputs
117
Digital Routing
119
Timing Signal Routing
119
Connecting Timing Signals
122
Routing Signals in Software
123
Real-Time System Integration Bus (RTSI)
124
RTSI Triggers
124
PCI E Series Devices
124
PXI E Series Devices
125
Device and RTSI Clocks
127
Synchronizing Multiple Devices
127
Bus Interface
128
MITE and Daqpnp
128
Using PXI with Compactpci
128
Data Transfer Methods
129
Direct Memory Access (DMA)
129
Interrupt Request (IRQ)
129
Programmed I/O
129
Changing Data Transfer Methods between DMA and IRQ
130
Triggering
131
Triggering with a Digital Source
131
Triggering with an Analog Source
132
PFI 0/AI START TRIG Pin
133
Analog Input Channel
133
Analog Trigger Actions
133
Analog Trigger Types
134
Level Triggering
134
Level Triggering with Hysteresis
135
Window Triggering
135
Analog Trigger Accuracy
136
Device-Specific Information
137
National Instruments PCI-6071E User Manual (161 pages)
PCI E Series Multifunction I/O Boards for PCI Bus Computers
Brand:
National Instruments
| Category:
Computer Hardware
| Size: 1 MB
Table of Contents
Important Information
3
Table of Contents
4
About this Manual
9
Organization of this Manual
9
Conventions Used in this Manual
10
National Instruments Documentation
11
Related Documentation
12
Customer Communication
13
Chapter 1 Introduction
15
About the PCI E Series
15
What You Need to Get Started
16
Software Programming Choices
16
National Instruments Application Software
17
NI-DAQ Driver Software
17
Figure 1-1. the Relationship between the Programming Environment
18
NI-DAQ, and Your Hardware
18
Register-Level Programming
19
Optional Equipment
19
Custom Cabling
20
Unpacking
21
Chapter 2 Installation and Configuration
22
Software Installation
22
Hardware Installation
22
Board Configuration
23
Chapter 3 Hardware Overview
24
Figure 3-1. PCI-MIO-16E-1, PCI-MIO-16E-4 and PCI-6071E Block Diagram
24
Figure 3-2. PCI-MIO-16XE-10 and PCI-6031E Block Diagram
25
Figure 3-3. PCI-6032E and PCI-6033E Block Diagram
26
Analog Input
27
Figure 3-4. PCI-MIO-16XE-50 Block Diagram
27
Input Mode
27
Input Polarity and Input Range
28
Table 3-1. Available Input Configurations for the PCI E Series
28
Considerations for Selecting Input Ranges
31
Table 3-3. Actual Range and Measurement Precision, PCI-MIO-16XE-10 PCI-MIO-16XE-50, PCI-6031E, PCI-6032E, and PCI-6033E
31
Dither
32
Figure 3-5. Dither
33
Multichannel Scanning Considerations
33
Analog Output
35
Analog Output Reference Selection
35
Analog Output Polarity Selection
35
Analog Output Reglitch Selection
36
Analog Trigger
37
Figure 3-6. Analog Trigger Block Diagram
37
Figure 3-7. Below-Low-Level Analog Triggering Mode
38
Figure 3-8. Above-High-Level Analog Triggering Mode
38
Figure 3-9. Inside-Region Analog Triggering Mode
39
Figure 3-10. High-Hysteresis Analog Triggering Mode
39
Digital I/O
40
Timing Signal Routing
40
Figure 3-11. Low-Hysteresis Analog Triggering Mode
40
Figure 3-12. CONVERT* Signal Routing
41
Board and RTSI Clocks
42
Programmable Function Inputs
42
RTSI Triggers
42
Figure 3-13. RTSI Bus Signal Connection
43
Chapter 4 Signal Connections
44
I/O Connector
44
Figure 4-1. I/O Connector Pin Assignment for the PCI-MIO-16E-1
45
Figure 4-2. I/O Connector Pin Assignment for the PCI-6071E, 6031E, and 6033E
46
I/O Connector Signal Descriptions
47
Analog Input Signal Connections
55
Figure 4-3. PCI E Series PGIA
56
Types of Signal Sources
57
Floating Signal Sources
57
Ground-Referenced Signal Sources
57
Input Configurations
57
Figure 4-4. Summary of Analog Input Connections
58
Differential Connection Considerations (DIFF Input Configuration)
59
Differential Connections for Ground-Referenced Signal Sources
60
Figure 4-5. Differential Input Connections for Ground-Referenced Signals
60
Differential Connections for Nonreferenced or Floating Signal Sources
61
Figure 4-6. Differential Input Connections for Nonreferenced Signals
61
Single-Ended Connection Considerations
63
Figure 4-7. Single-Ended Input Connections for Nonreferenced or Floating Signals
64
Single-Ended Connections for Floating Signal Sources (RSE Configuration)
64
Single-Ended Connections for Grounded Signal Sources (NRSE Configuration)
64
Common-Mode Signal Rejection Considerations
65
Figure 4-8. Single-Ended Input Connections for Ground-Referenced Signals
65
Analog Output Signal Connections
66
Digital I/O Signal Connections
67
Figure 4-9. Analog Output Connections
67
Figure 4-10. Digital I/O Connections
68
Power Connections
69
Timing Connections
69
Programmable Function Input Connections
70
Figure 4-11. Timing I/O Connections
70
DAQ Timing Connections
71
Figure 4-12. Typical Posttriggered Acquisition
71
EXTSTROBE* Signal
72
Figure 4-13. Typical Pretriggered Acquisition
72
Figure 4-14. SCANCLK Signal Timing
72
SCANCLK Signal
72
Figure 4-15. EXTSTROBE* Signal Timing
73
TRIG1 Signal
73
Figure 4-16. TRIG1 Input Signal Timing
74
Figure 4-17. TRIG1 Output Signal Timing
74
TRIG2 Signal
74
Figure 4-18. TRIG2 Input Signal Timing
75
Figure 4-19. TRIG2 Output Signal Timing
75
Figure 4-20. STARTSCAN Input Signal Timing
76
STARTSCAN Signal
76
CONVERT* Signal
77
Figure 4-21. STARTSCAN Output Signal Timing
77
Figure 4-22. CONVERT* Input Signal Timing
78
Figure 4-23. CONVERT* Output Signal Timing
78
AIGATE Signal
79
SISOURCE Signal
79
Figure 4-24. SISOURCE Signal Timing
80
Waveform Generation Timing Connections
80
WFTRIG Signal
80
Figure 4-25. WFTRIG Input Signal Timing
81
Figure 4-26. WFTRIG Output Signal Timing
81
UPDATE* Signal
81
Figure 4-27. UPDATE* Input Signal Timing
82
Figure 4-28. UPDATE* Output Signal Timing
82
UISOURCE Signal
82
Figure 4-29. UISOURCE Signal Timing
83
General-Purpose Timing Signal Connections
83
GPCTR0_SOURCE Signal
83
Figure 4-30. GPCTR0_SOURCE Signal Timing
84
GPCTR0_GATE Signal
84
Figure 4-31. GPCTR0_GATE Signal Timing in Edge-Detection Mode
85
Figure 4-32. GPCTR0_OUT Signal Timing
85
GPCTR0_OUT Signal
85
GPCTR0_UP_DOWN Signal
85
Figure 4-33. GPCTR1_SOURCE Signal Timing
86
GPCTR1_GATE Signal
86
GPCTR1_SOURCE Signal
86
Figure 4-34. GPCTR1_GATE Signal Timing in Edge-Detection Mode
87
Figure 4-35. GPCTR1_OUT Signal Timing
87
GPCTR1_OUT Signal
87
Figure 4-36. GPCTR Timing Summary
88
GPCTR1_UP_DOWN Signal
88
FREQ_OUT Signal
89
Field Wiring Considerations
89
Chapter 5 Calibration
91
Loading Calibration Constants
91
Self-Calibration
92
External Calibration
92
Other Considerations
93
Appendix A Specifications
94
Bus Interface
104
Input Characteristics
106
Bandwidth (-3 Db)
108
Input Impedance
108
Dynamic Characteristics
108
Settling Time for Full-Scale Step
108
Gain Temperature Coefficient
109
Offset Temperature Coefficient
109
Noise
110
Compatibility
111
Number of Channels
111
Glitch Energy (at Midscale Transition) Magnitude
119
Figure B-1. 68-Pin E Series Connector Pin Assignments
123
Figure B-2. 68-Pin Extended Analog Input Connector Pin Assignments
124
Figure B-3. 50-Pin E Series Connector Pin Assignments
125
Figure B-4. 50-Pin Extended Analog Input Connector Pin Assignments
126
General Information
127
Technical Support Form
134
Advertisement
National Instruments PCI-6071E Programmer's Manual (162 pages)
Register-Level Programmer Manual, Multifunction I/O Boards for PCI Bus Computers, Register-Level
Brand:
National Instruments
| Category:
I/O Systems
| Size: 1.04 MB
Table of Contents
Table of Contents
4
About this Manual
9
Conventions Used in this Manual
10
Organization of this Manual
10
Customer Communication
11
Related Documentation
11
Chapter 1 General Description
12
General Characteristics
12
Chapter 2 Theory of Operation
14
Figure 2-1. PCI-MIO-16E-1, PCI-MIO-16E-4, and PCI-6071E Block Diagram
14
Functional Overview
14
Figure 2-2. PCI-MIO-16XE-10, PCI-6052E, and PCI-6031E Block Diagram
15
Figure 2-3. PCI-6023E, PCI-6024E, and PCI-6025E Block Diagram
16
Figure 2-4. PCI-6032E and PCI-6033E Block Diagram
17
Figure 2-5. PCI-MIO-16XE-50 Block Diagram
18
PCI Interface Circuitry
19
Analog Input and Timing Circuitry
20
Figure 2-6. PCI Bus Interface Circuitry Block Diagram
20
Analog Input Circuitry
21
Figure 2-7. Analog Input and Data Acquisition Circuitry Block Diagram
21
Table 2-1. PGIA Gain Set Verses Board
22
Data Acquisition Timing Circuitry
24
Single-Read Timing
24
Data Acquisition Sequence Timing
25
Figure 2-8. ADC Timing
25
Figure 2-9. Timing of Scan in Example 1
27
Figure 2-10. Multirate Scanning of Two Channels
28
Figure 2-11. Multirate Scanning of Two Channels with 1:X Sampling Rate
28
Figure 2-12. Multirate Scanning of Two Channels with 3:1:1 Sampling Rate
29
Figure 2-13. Multirate Scanning of Three Channels with 4:2:1 Sampling Rate
29
Figure 2-14. Multirate Scanning Without Ghost
30
Figure 2-16. Successive Scans Using Ghost
30
Posttrigger and Pretrigger Acquisition
31
Table 2-2. Analog Input Configuration Memory
31
Analog Triggering
32
Analog Output and Timing Circuitry
33
Figure 2-17. Analog Output Circuitry Block Diagram
33
Analog Output Circuitry
34
Analog Output Timing Circuitry
35
Single-Point Output
35
Waveform Generation
36
Digital I/O Circuitry
37
Figure 2-18. DAQ-STC Counter Diagram
37
Timing I/O Circuitry
37
RTSI Bus Interface Circuitry
38
Figure 2-19. RTSI Bus Interface Circuitry Block Diagram
39
Chapter 3 Register Map and Descriptions
40
Register Map
40
Table 3-1. PCI E Series Register Map
41
Register Sizes
42
Register Descriptions
42
Misc Register Group
42
Table 3-2. PCI E Series Windowed Register Map
42
Serial Command Register
43
Misc Command Register
44
Status Register
45
Analog Input Register Group
46
ADC FIFO Data Register
47
Configuration Memory Low Register
48
Table 3-3. PGIA Gain Selection
49
Configuration Memory High Register
50
Table 3-4. Calibration Channel Assignments
51
Table 3-5. Differential Channel Assignments
52
Table 3-6. Nonreferenced Single-Ended Channel Assignments
52
Table 3-7. Referenced Single-Ended Channel Assignments
53
Analog Output Register Group
54
Table 3-8. Auxiliary Channel Assignments
54
Table 3-9. Channel Assignments
54
AO Configuration Register
55
DAC FIFO Data Register
57
DAC0 Direct Data Register
58
DAC1 Direct Data Register
59
DMA Control Register Group
60
AI AO Select Register
61
G0 G1 Select Register
62
DAQ-STC Register Group
63
FIFO Strobe Register Group
63
ADC FIFO Clear Register
63
Configuration Memory Clear Register
63
DAC FIFO Clear Register
63
Chapter 4 Programming
64
Pcl Local Bus
64
PCI Initialization for the IBM Compatible System
65
Re-Mapping the PCI E Series Board
66
PCI Initialization for the Macintosh
67
Programming Examples
68
Windowing Registers
68
Digital I/O
70
Example 1
70
Example 2
70
Analog Input
71
Example 1
72
Example 2
75
Example 3
77
Example Program
78
Example 4
80
Programming the MITE for Different DMA Transfers
83
Call the Function Number_Of_Scans to Load the Number of Scans
84
AI Configuration Start = 1; Ai_Sc_Load_A_Registers (24 Bits) Number of Posttrigger Scans -1 = 4; Ai_Command_1_Register
84
AI SC Load = 1
84
Joint_Reset_Register
84
Example 5
84
Perform Analog Input Example 1 Step 1
84
Perform Analog Input Example 1 Step 2 for each Channel in the Scan List. Only Channel 0 Has Last Channel Set to
84
Perform Analog Input Example 1 Steps
84
Example 6
86
Example 7
88
Joint_Reset_Register
88
Example 8
90
AI Configuration Start = 0; AI Configuration End = 1; the Function Ai_Scan_Start
90
Perform Analog Input Example 1 Step
90
Example 9
92
The Function Ai_Scan_Start Selects the Scan Start Event
90
AI Configuration Start = 0; AI Configuration End
90
AI Configuration Start = 1
90
Ai_Command_1_Register
90
Joint_Reset_Register
90
Analog Output
94
Example 1
95
Example 2
97
Example 2
102
Example 3
102
Example 3
104
Example 4
104
Example 5
106
Example Program
106
General-Purpose Counter/Timer
108
Example 1
108
Example 2
110
Example 3
112
Analog Triggering
115
RTSI Trigger Lines Programming Considerations
115
Figure 4-1. Analog Trigger Structure
117
Interrupt Programming
119
Interrupt Sharing
119
DMA Programming
120
Figure 4-2. DMA Structure
120
The Link Chaining Mode for DMA Transfer
121
Figure 4-3. DMA Link Chaining Mode Structure
122
Chapter 5 Calibration
123
About the EEPROM
123
Figure 5-1. EEPROM Read Timing
124
Table 5-1. PCI-MIO-16E-1, PCI-MIO-16E-4, PCI-6071E EEPROM Map
125
Table 5-2. PCI-MIO-16XE-50 EEPROM Map
127
Table 5-3. PCI-MIO-16XE-10, PCI-6031E, PCI-6032E and PCI-6033E EEPROM Map
129
Table 5-4. PCI-6023E EEPROM Map
131
Table 5-5. PCI-6024E and PCI-6025E EEPROM Map
132
Table 5-6. PCI-6052E EEPROM Map
134
Calibration Dacs
136
Figure 5-2. Calibration AC Write Timing
138
NI-DAQ Calibration Function
139
Appendix A Customer Communication
140
Glossary
145
Index
152
Advertisement
Related Products
National Instruments DAQ PCI-6023E
National Instruments DAQ PCI-6024E
National Instruments DAQ PCI-6025E
National Instruments PCI-6031E
National Instruments PCI-6032E
National Instruments PCI-6033E
National Instruments PCI-6035E
National Instruments PCI-6036E
National Instruments PCI-6062E
National Instruments PCI-6034E
National Instruments Categories
Control Unit
I/O Systems
Controller
Computer Hardware
Measuring Instruments
More National Instruments Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL