Table of Contents
Advertisement
A
B
8
FROM ANALOG/DIGITAL CONVERTER
7
ADC_Y0
ADC_Y1
ADC_Y2
ADC_Y3
ADC_Y4
ADC_Y5
ADC_Y6
ADC_Y7
ADC_U[CB]0
ADC_U[CB]1
ADC_U[CB]2
ADC_U[CB]3
ADC_U[CB]4
ADC_U[CB]5
ADC_H-SYNC
ADC_U[CB]6
ADC_V-SYNC
ADC_U[CB]7
6
ADC_V[CR]0
ADC_CLK
ADC_V[CR]1
ADC_V[CR]2
ADC_V[CR]3
ADC_V[CR]4
ADC_V[CR]5
ADC_V[CR]6
ADC_V[CR]7
ADC_CLK
ADC_H-SYNC
ADC_U[CB]0
ADC_V-SYNC
ADC_U[CB]1
ADC_U[CB]2
ADC_U[CB]3
FROM DIGITAL COMB
ADC_U[CB]4
5
3D_Y/C_656OUT-0
ADC_U[CB]5
3D_Y/C_656OUT-1
ADC_U[CB]6
3D_Y/C_656OUT-2
ADC_U[CB]7
3D_Y/C_656OUT-3
ADC_V[CR]0
3D_Y/C_656OUT-4
3D_Y/C_656OUT-5
ADC_V[CR]1
3D_Y/C_656OUT-6
ADC_V[CR]2
3D_Y/C_656OUT-7
ADC_V[CR]3
3D_Y/C_HD-OUT
3D_Y/C_VD-OUT
ADC_V[CR]4
3D_Y/C_656-CLK
ADC_V[CR]5
3D_Y/C_ODD/EVE
ADC_V[CR]6
ADC_V[CR]7
ADC_Y0
ADC_Y1
4
ADC_Y2
ADC_Y3
ADC_Y4
ADC_Y5
ADC_Y6
ADC_Y7
SCL
SDA
SOFT_RESET
3
FROM IN/OUT/REGULATOR
DIGITAL
W817
P.CON+1.8V
L3901
ANALOG
47uH
DIGITAL
P.CON+3.3V
ANALOG
2
GND
1
A
B
G-29
C
208
207
206
205
204
203
202
201
200
199
3.1
1.3
0
W806
1.6
IN_CLK1_PORT1
0
HSYNC2_PORT1
0
VSYNC2_PORT1
0
FIELD ID2_PORT1
C3901
3.2
VDD1 (3.3V)
1
0.1
B
0
HSYNC1_PORT1
VSS
0
IN_CLK2_PORT1
2
VSYNC1_PORT1
0.3
B/Cb/D1_0
0.8
B/Cb/D1_1
3
FIELD ID1_PORT1
3.0
B/Cb/D1_2
0.3
206
FIELD ID_PORT2
B/Cb/D1_3
0.4
B/Cb/D1_4
VSYNC_PORT2
C3902
1.8
207
VDDcore1 (1.8V)
0.1
B
0
VSScore
208
HSYNC_PORT2
0.4
B/Cb/D1_5
0
B/Cb/D1_6
0.3
B/Cb/D1_7
0.4
R/Cr/Cb Cr_0
0.4
R/Cr/Cb Cr_1
3.2
R/Cr/Cb Cr_2
0
R/Cr/Cb Cr_3
0
R/Cr/Cb Cr_4
0
R/Cr/Cb Cr_5
0
R/Cr/Cb Cr_6
0
R/Cr/Cb Cr_7
2.5
G/Y/Y_0
C3903
3.2
VDD2 (3.3V)
0.1
B
0
VSS
3.2
G/Y/Y_1
50
SDRAM DATA(0)
0.4
G/Y/Y_2
1.3
G/Y/Y_3
51
SDRAM DATA(1)
0.5
G/Y/Y_4
C3904
1.8
52
SDRAM DATA(2)
VDDcore2 (1.8V)
0.1
B
0
VSScore
3.0
SDRAM DATA(3)
53
G/Y/Y_5
1.3
G/Y/Y_6
54
SDRAM DATA(4)
0
G/Y/Y_7
0
NC
IN_SEL
55
SDRAM DATA(5)
R3903
0
TEST
10K
3.2
56
SDRAM DATA(6)
DEV_ADDR1
C3905
3.2
DEV_ADDR0
R3905
470
57
SDRAM DATA(7)
47P CH
R3904
4.6
SCLK
10K
R3906
470
4.6
SDATA
R3907
470
3.4
RESET_N
C3906
C3907
3.2
VDD3 (3.3V)
0.1
B
0
47P CH
VSS
1.3
C3972
1.3
1.2
0.1 B
53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99
L3907
47uH
W821
NOTE:THE DC VOLTAGE AT EACH PART WAS MEASURED
WITH THE DIGITAL TESTER WHEN THE COLOR BROADCAST
WAS RECEIVED IN GOOD CONDITION AND PICTURE IS NORMAL.
C
D
E
SCALER SCHEMATIC DIAGRAM
(SCALER PCB)
51
50
X3901
49
C3943
13.5MHz
16V
10
V-S
C3942
R3915
C3948
0.1 B
1M 5%
0.1 B
198
197
196
195
194
193
192
191
190
189
188
187
186
185
184
183
182
181
180
179
178
177
176
175
174
173
172
171
170
169
168
167
166
165
154
G/Y/Y_OUT_6
155
G/Y/Y_OUT_7
156
OE
157
PLL_PVDD (1.8V)
158
PLL_PVSS
159 AVSS_PLL_BE1
160 AVDD_PLL_BE1 (1.8V)
IC3901
FLI2301-LF-BD
SCALER
101
SDRAM ADDR(2)
102 SDRAM ADDR(1)
103
SDRAM ADDR(0)
104
SDRAM WEN
105
SDRAM RASN
106
SDRAM CASN
SDRAM BA1
107
NOTE: THIS SCHEMATIC DIAGRAM IS THE LATEST AT THE TIME
OF PRINTING AND SUBJECT TO CHANGE WITHOUT NOTICE
D
E
F
G
164
163
162
161
160
159
158
157
W807
0
1.9
NC
1.9
NC
2.2
NC
G/Y/Y_OUT_5
2.4
NC
G/Y/Y_OUT_4
1.9
NC
G/Y/Y_OUT_3
2.0
NC
G/Y/Y_OUT_2
1.5
NC
G/Y/Y_OUT_1
1.4
NC
G/Y/Y_OUT_0
0
VSS
3.2
C3932
(3.3V)
VDD8
0.1
B
2.1
NC
R/V/Pr_OUT_7
2.0
NC
R/V/Pr_OUT_6
2.1
NC
R/V/Pr_OUT_5
2.1
NC
R/V/Pr_OUT_4
1.9
NC
R/V/Pr_OUT_3
1.9
NC
R/V/Pr_OUT_2
0
VSScore
1.8
C3931
(1.8V)
VDDcore7
1.7
0.1
B
NC
R/V/Pr_OUT_1
1.5
NC
R/V/Pr_OUT_0
1.9
NC
B/U/Pb_OUT_7
1.9
NC
B/U/Pb_OUT_6
2.1
NC
B/U/Pb_OUT_5
2.1
NC
B/U/Pb_OUT_4
1.9
NC
B/U/Pb_OUT_3
1.9
NC
B/U/Pb_OUT_2
0
VSS
3.2
C3930
(3.3V)
VDD7
0.1
B
1.6
NC
B/U/Pb_OUT_1
1.5
NC
B/U/Pb_OUT_0
1.6
NC
CLKOUT
0
VSScore
1.8
C3929
(1.8V)
VDDcore6
0.1
B
1.3
NC
CTLOUT4
0
NC
CTLOUT3
3.2
NC
CTLOUT2
3.1
CTLOUT1
3.1
CTLOUT0
TEST OUT1
0.6
NC
TEST OUT0
0.3
NC
0
TEST3
0.3
SDRAM CLKIN
0
VSS
3.2
C3928
(3.3V)
VDD6
1.4
R3908
0.1
B
SDRAM_CLK
SDRAM CLKOUT
0
100
SDRAM DQM
NR3912
2.9
SDRAM CSN
4D03WGJ0000T5E
2.7
SDRAM BA0
DQM
2.8
CSN
3.0
BA0
BA1
3.0
NR3913
100
101 102 103 104
4D03WGJ0000T5E
CASN
RASN
WEN
NC
NC
NC
NC
F
G
H
8
FROM/TO SDRAM
7
DATA0
DATA1
DATA2
DATA3
DATA4
DATA5
DATA6
DATA7
DATA8
DATA9
DATA10
DATA11
DATA12
DATA13
DATA14
DATA15
DATA16
6
DATA17
DATA18
DATA19
DATA20
DATA21
DATA22
DATA23
DATA24
DATA25
DATA26
DATA27
DATA28
DATA29
DATA30
DATA31
ADDR0
ADDR1
ADDR2
5
ADDR3
ADDR4
ADDR5
ADDR6
ADDR7
ADDR8
ADDR9
ADDR10
BA0
BA1
WEN
CASN
RASN
CSN
DQM
SDRAM_CLK
4
FROM/TO IN/OUT/REGULATOR
ANALOG_V_OUT
ANALOG_Y_OUT
ANALOG_U_OUT
VD_OUT
HD_OUT
SOFT_RESET
SCL
SDA
3
2
PCBDS0
CED020
1
H
G-30
Advertisement
Table of Contents
