TABLE OF CONTENTS INTRODUCTION ............................1 TUNER..............................1 IF PART (TDA9886) ..........................1 MULTI STANDARD SOUND PROCESSOR .................... 2 VIDEO SWITCH TEA6415 ........................2 AUDIO AMPLIFIER STAGE WITH TPA3002D2 ..................2 MICROCONTROLLER ..........................3 EEPROM 24C32............................3 CLASS AB STEREO HEADPHONE DRIVER TDA1308 ................. 3 SAW FILTERS............................
Page 3
General Description ....................... 15 11.13.1. Features ..........................15 11.13.2. Applications..........................15 11.13.3. Connection Diagrams ......................16 11.13.4. 11.14. LM317.............................. 16 General Description ....................... 16 11.14.1. Features ..........................16 11.14.2. Pin Description ........................16 11.14.3. 11.15. LM809.............................. 16 General Description ....................... 16 11.15.1.
Page 4
General Description ....................... 29 11.29.1. Features ..........................29 11.29.2. Pinning ............................ 30 11.29.3. 11.30. µPA672T............................31 General Description ....................... 31 11.30.1. Features ..........................31 11.30.2. Pin Connection ........................31 11.30.3. 11.31. VPC3230D............................31 General Description ....................... 31 11.31.1. Pin Connections and Short Descriptions ................32 11.31.2.
1. INTRODUCTION 27” TFT TV is a progressive TV control system with built-in de-interlacer and scaler. It uses a 1366*768 panel with 16:9 aspect ratio. The TV is capable of operation in PAL, SECAM, NTSC (playback) colour standards and multiple transmission standards as B/G, D/K, I/I’, and L/L’ including German and NICAM stereo.
acquisition help, Audio amplifier and mute time constant, I²C-bus transceivers and MAD (module address), Internal voltage stabilizer 4. MULTI STANDARD SOUND PROCESSOR The MSP34x1G family of single-chip Multistandard Sound Processors covers the sound processing of all analog TV-Standards worldwide, as well as the NICAM digital sound standards. The full TV sound processing, starting with analog sound IF signal-in, down to processed analog AF-out, is performed on a single chip.
7. MICROCONTROLLER The Micronas SDA 55xx TV microcontroller is dedicated to 8 bit applications for TV control and provides dedicated graphic features designed for modern low class to mid range TV sets. The SDA 55xx provides also an integrated general purposefully 8051-compatible microcontroller with specific hardware features especially suitable in TV sets.
11.1. TEA6415C 11.1.1. General Description The main function of the IC is to switch 8 video input sources on 6 outputs. Each output can be switched on only one of each input. On each input an alignment of the lowest level of the signal is made (bottom of synch.
11.2. 24LC02 11.2.1. Description The Microchip Technology Inc. 24AA02/24LC02B (24XX02*) is a 2 Kbit Electrically Erasable PROM. The device is organized as one block of 256 x 8-bit memory with a 2-wire serial interface. Low-voltage design permits operation down to 1.8V, with standby and active currents of only 1µA and 1mA, respectively.
11.3. TCET1102G Optocoupler 11.3.1. General Description The TCET110. / TCET2100/ TCET4100 consist of a phototransistor optically coupled to a gallium arsenide infrared-emitting diode in a 4-lead up to 16-lead plastic dual inline package. The elements are mounted on one lead frame using a coplanar technique, providing a fixed distance between input and output for highest safety requirements.
11.3.3. Applications Circuits for safe protective separation against electrical shock according to safety class II (reinforced isolation): For appl. class I – IV at mains voltage ≤300 V For appl. class I – III at mains voltage ≤600 V According to VDE 0884, table 2, suitable for: Switch-mode power supplies, line receiver, computer peripheral interface, microprocessor system interface.
10,000,000 Erase/Write cycles guaranteed for High Endurance Block 10,000,000 E/W cycles guaranteed for Standard Endurance Block • 8 byte page, or byte modes available • page x 8 line input cache (64 bytes) for fast write loads • Schmitt trigger, filtered inputs for noise suppression •...
For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions. SCL Serial Clock This input is used to synchronize the data transfer from and to the device. 11.7.
11.8. TEA6420 11.8.1. Features • 5 Stereo Inputs • 4 Stereo Outputs • Gain Control 0/2/4/6dB/Mute for each Output • Cascadable (2 different addresses) • Serial Bus Controlled • Very low Noise • Very low Distortion 11.8.2. Description The TEA6420 switches 5 stereo audio inputs on4stereo outputs. All the switching possibilities are changed through the I C bus.
11.9.3. Pin Descriptions 11.10. GAL16LV8 11.10.1. Description The GAL16LV8D, at 3.5 ns maximum propagation delay time, provides the highest speed performance available in the PLD market. The GAL16LV8C can interface with both 3.3V and 5Vsignal levels. The GAL16LV8 is manufactured using Lattice Semiconductor's advanced 3.3V E CMOS process, which combines CMOS with Electrically Erasable (E ) floating gate technology.
• PRELOAD AND POWER-ON RESET OF ALL REGISTERS - 100% Functional Testability • APPLICATIONS INCLUDE: - Glue Logic for 3.3V Systems - DMA Control - State Machine Control - High Speed Graphics Processing - Standard Logic Speed Upgrade • ELECTRONIC SIGNATURE FOR IDENTIFICATION •...
11.11.3. Pin Description 11.12. L6562 11.12.1. Features • TRANSITION-MODE CONTROL OF PFC PRE-REGULATORS • PROPRIETARY MULTIPLIER DESIGN FOR MINIMUM THD OF AC INPUT CURRENT • VERY PRECISE ADJUSTABLE OUTPUT OVERVOLTAGE PROTECTION • ULTRA-LOW (≤70µA) START-UP CURRENT • LOW (≤4 mA) QUIESCENT CURRENT •...
11.12.3. Pin Connections and Descriptions 11.13. LM1117 11.13.1. General Description The LM1117 is a series of low dropout voltage regulators with a dropout of 1.2V at 800mA of load current. It has the same pin-out as National Semiconductor’s industry standard LM317. The LM1117 is available in an adjustable version, which can set the output voltage from 1.25V to 13.8V with only two external resistors.
11.13.4. Connection Diagrams 11.14. LM317 11.14.1. General Description This monolithic integrated circuit is an adjustable 3-terminal positive voltage regulator designed to supply more than 1.5A of load current with an output voltage adjustable over a 1.2 to 37V. It employs internal current limiting, thermal shut-down and safe area compensation.
• Guaranteed RESET Output valid for VCC≥1V • Low Supply Current, 15µAtyp • Power supply transient immunity 11.15.3. Pinning 11.16. MSP34X1G Multistandard Sound Processor Family 11.16.1. Introduction The MSP 34x1G family of single-chip Multistandard Sound Processors covers the sound processing of all analog TV-Standards worldwide, as well as the NICAM digital sound standards.
Source Select S bus interface consists of five pins: 1. I2S_DA_IN1, I2S_DA_IN2: For input, four channels (two channels per line, 2*16 bits) per sampling cycle (32 kHz) are transmitted. 2. I2S_DA_OUT: For output, two channels (2*16 bits) per sampling cycle (32 kHz) are transmitted. 3.
Page 23
Connection Pin No. Pin Name Type Short Description (if not used) PLCC PSDIP PSDIP PQFP PLQFP 68-pin 64-pin 52-pin 80-pin 64-pin ADR_WS ADR word strobe Not connected ADR_DA ADR Data Output I2S_DA_IN1 S1 data input I2S_DA_OUT S data output I2S_WS IN/OUT S word strobe I2S_CL...
Not connected DACM_L Loudspeaker out, left DACM_R Loudspeaker out, right VREF2 Reference ground 2 DACA_L Headphone out, left DACA_R Headphone out, right Not connected Not connected RESETQ Power-on-reset Not connected Not connected Not connected I2S_DA_IN2 S2-data input DVSS Digital ground DVSS Digital ground DVSS...
11.17.3. Pin Descriptions 11.18. MC33202 11.18.1. General Description The MC33201/2/4 family of operational amplifiers provide rail−to−rail operation on both the input and output. The inputs can be driven as high as 200mV beyond the supply rails without phase reversal on the outputs, and the output can swing within 50 mV of each rail.
11.19. PCF8574 11.19.1. General Description The PCF8574 is a silicon CMOS circuit. It provides general purpose remote I/O expansion for most microcontroller families via the two-line bidirectional bus (I C).The device consists of an 8-bit quasi- bidirectional port and an I C-bus interface.
11.20. PI5V330 11.20.1. General Description The PI5V330 is well suited for video applications when switching composite or RGB analogue. A picture-in-picture application will be described in this brief. The pixel-rate creates video overlays so two or more pictures can be viewed at the same time. An inexpensive NTSC titler can be implemented by superimposing the output of a character generator on a standard composite video background.
receivers use the latest generation of PanelLink TMDS core technology. These PanelLink cores pass all HDMI compliancy tests. 11.22.2. Features • HDMI 1.0 and DVI 1.0 compliant receiver • Integrated PanelLink core supports DTV resolutions (480i/576i/480p/576p/720p/1080i) • Digital video interface supports video processors: o 24-bit RGB 4:4:4 o 24-bit YCbCr 4:4:4 o 16/20/24-bit YCbCr 4:2:2...
11.23.3. Pin Connections and Descriptions 11.24. SN74CB3Q3305 11.24.1. General Description The SN74CB3Q3305 is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (r ). The low and flat ON- state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports.
− 1000-V Charged-Device Model (C101) • Supports Both Digital and Analog Applications: USB Interface, Differential Signal Interface, Bus Isolation, Low-Distortion Signal Gating 11.24.3. Pin Connections 11.25. ST24LC21 11.25.1. Description The ST24LC21 is a 1K bit electrically erasable programmable memory (EEPROM), organized by 8 bits. This device can operate in two modes: Transmit Only mode and I C bidirectional mode.
11.26. LM2576 11.26.1. General Description The LM2576 series of regulators are monolithic integrated circuits ideally suited for easy and convenient design of a step–down switching regulator (buck converter). All circuits of this series are capable of driving a 3.0 A load with excellent line and load regulation. These devices are available in fixed output voltages of 3.3 V, 5.0 V, 12 V, 15 V, and an adjustable output version.
• Short-circuit resistant • High performance • high signal-to-noise ratio • High slew rate • Low distortion • Large output voltage swing. 11.27.3. Pinning SYMBOL DESCRIPTION PIN VALUE OUTA Output A (Voltage swing) Min : 0.75V, Max : 4.25V INA(neg) Inverting input A Vo(clip) : Min : 1400mVrms INA(pos)
DEEM de-emphasis output for capacitor AF decoupling input for capacitor DGND digital ground audio output tuner AGC TakeOver Point (TOP) C-bus data input/output C-bus clock input SIOMA sound intercarrier output and MAD select n.c. not connected TAGC tuner AGC output 4 MHz crystal or reference input VAGC VIF-AGC for capacitor;...
11.29.3. Pinning Terminal Functions DESCRIPTION TERMINAL NAME AGND 26, 30 Analog ground for digital/analog cells in core High-voltage analog power supply (8.5 V to 14 V) 5-V Regulated output capable of 100-mA output 5-V Reference output—provided for connection to adjacent VREF terminal. BSLN Bootstrap I/O for left channel, negative high-side FET BSLP...
RINP Positive differential audio input for right channel RINN Negative differential audio input for right channel ROSC Current setting resistor for ramp generator. Nominally equal to 1/8*VCC ROUTN 44, 45 Class-D 1/2-H-bridge negative output for right channel ROUTP 40, 41 Class-D 1/2-H-bridge positive output for right channel Shutdown signal for IC (low = shutdown, high = operational).
• multi-standard sync processing • linear horizontal scaling (0.25 ... 4), as well as non-linear horizontal scaling ‘Panorama-vision’ • PAL+ preprocessing • line-locked clock, data and sync, or 656-output interface • peaking, contrast, brightness, color saturation and tint for RGB/ YC and CVBS/ S-VHS •...
• Sharpness => Slider Bar. Changing value between 0 to 31. • Colour => Slider Bar. Changing value between 0 to 99. • => Slider Bar. Changing value between 0 to 31. • => Slider Bar. Changing value between 0 to 31. •...
• Factory Reset => OK to activate. When OK is pressed on this item, factory defaults loaded. • Enter Flash Mode => Before uploading SW this mode must be selected. • Reset Eeprom => Initialize default settings 12.5. TV Norm •...
Need help?
Do you have a question about the 17MB15 and is the answer not in the manual?
Questions and answers