Page 2
DAQ X Series X Series User Manual NI 632x/634x/635x/636x/637x/638x/639x Devices X Series User Manual Français Deutsch ni.com/manuals May 2019 370784K-01...
Page 4
National Instruments Corporation. National Instruments respects the intellectual property of others, and we ask our users to do the same. NI software is protected by copyright and other intellectual property laws. Where NI software may be used to reproduce software or other materials belonging to others, you may use NI software only to reproduce materials that you may reproduce in accordance with the terms of any applicable license or other legal restriction.
Page 5
™ The ExpressCard word mark and logos are owned by PCMCIA and any use of such marks by National Instruments is under license. The mark LabWindows is used under a license from Microsoft Corporation. Windows is a registered trademark of Microsoft Corporation in the United States and other countries.
Page 7
Contents Signal Conditioning ......................2-8 Sensors and Transducers...................2-8 Signal Conditioning Options ..................2-9 SCXI ......................... 2-9 SCC........................2-9 Programming Devices in Software ................... 2-10 Chapter 3 Connector and LED Information I/O Connector Signal Descriptions ................... 3-2 +5 V Power Source ......................3-5 USER 1 and USER 2 ......................
Page 9
Contents Chapter 5 Analog Output AO Reference Selection....................5-2 Minimizing Glitches on the Output Signal ...............5-2 Analog Output Data Generation Methods ................ 5-3 Software-Timed Generations ..................5-3 Hardware-Timed Generations................... 5-3 Analog Output Triggering ....................5-4 Connecting Analog Output Signals .................. 5-5 Analog Output Timing Signals ..................
Page 13
Contents Chapter 8 Using PFI Terminals as Timing Input Signals..............8-2 Exporting Timing Output Signals Using PFI Terminals ..........8-2 Using PFI Terminals as Static Digital I/Os ..............8-3 Using PFI Terminals to Digital Detection Events ............8-4 Connecting PFI Input Signals ...................8-4 PFI Filters .........................
Getting Started The X Series User Manual contains information about using the National Instruments X Series data acquisition (DAQ) devices with NI-DAQmx 19.0 and later. X Series devices feature up to 208 analog input (AI) channels, up to four analog output (AO) channels, up to 48 lines of digital input/output (DIO), and four counters.
At the end of the product life cycle, all products must be sent to a WEEE recycling center. For more information about WEEE recycling centers, National Instruments WEEE initiatives, and compliance with WEEE Directive 2002/96/EC on Waste and Electronic Equipment, visit ni.com/environment/...
Chapter 1 Getting Started Device Self-Calibration NI recommends that you self-calibrate your X Series device after installation and whenever the ambient temperature changes. Self-calibration should be performed after the device has warmed up for the recommended time period. Refer to the device specifications to find your device warm-up time.
Chapter 1 Getting Started Ferrite Installation (NI USB-63 xx Mass Termination and BNC Devices) To ensure the specified EMC performance for radiated RF emissions of the NI USB-63xx Mass Termination and BNC device, install the included snap-on ferrite bead onto the power cable, as shown in Figure 1-2. Ensure that the ferrite bead is as close to the end of the power cable as practical.
Chapter 1 Getting Started DIN Rail Mounting Complete the following steps to mount your USB X Series device to a DIN rail using the USB X Series mounting kit with DIN rail clip (part number 781515-01 not included in your USB X Series device kit).
Chapter 1 Getting Started USB Device Security Cable Slot (NI USB-63 Devices) The security cable slot, shown in Figure 1-6, allows you to attach an optional laptop lock to your USB X Series device. Note The security cable is designed to act as a deterrent, but might not prevent the device from being mishandled or stolen.
Chapter 2 DAQ System Overview DAQ Hardware DAQ hardware digitizes signals, performs D/A conversions to generate analog output signals, and measures and controls digital I/O signals. Figure 2-2 features components common to all X Series devices. Figure 2-2. General X Series Block Diagram Analog Input Analog Output Digital...
SCXI is a programmable signal conditioning system designed for measurement and automation applications. To connect your X Series device to an SCXI chassis, use the SCXI-1349 adapter and an SHC68-68-EPM cable. Note (NI 6346/6349/6356/6358/6366/6368/6374/6376/6378 Devices) Simultaneous MIO (SMIO) X Series devices only support controlling SCXI in parallel mode.
24 differential analog inputs for connector 1 of the NI 6349 device. The BNC-2111 cannot be used with NI 6356/6358/6366/6368/6374/6376/6378/6386/6396 SMIO X Series devices. † The BNC-2115 can only be used on connectors 1, 2, or 3 of NI 6345/6355/6365/6375 devices and connector 1 of the NI 6349 device.
6355/6365/6375 devices and connector 1 of the NI 6349 device. Screw Terminal Accessories National Instruments offers several styles of screw terminal connector blocks. All terminal connector blocks require a cable except the TB-2706 to connect an X Series device to a connector block, as listed in Table 2-2.
Chapter 2 DAQ System Overview Table 2-3. USB Device Accessories, Power Supply, and Ferrite Description Part Number Universal power supply with mini-combicon 781513-01 connector, 12 VDC, 2.5 A USB X Series mounting kit with DIN rail clip* 781515-01 USB X Series mounting kit* 781514-01 USB X Series lid with thumbscrew fasteners 781661-01...
SCXI is designed for large measurement systems or systems requiring high-speed acquisition. Note (NI 6346/6349/6356/6358/6366/6368/6374/6376/6378 Devices) Simultaneous MIO (SMIO) X Series devices only support controlling SCXI in parallel mode.
Simultaneous MIO (SMIO) X Series devices do not support SCC. Programming Devices in Software National Instruments measurement devices are packaged with NI-DAQmx driver software, an extensive library of functions and VIs you can call from your application software, such as LabVIEW or LabWindows/CVI, to program all the features of your NI measurement devices.
Chapter 3 Connector and LED Information I/O Connector Signal Descriptions Table 3-1 describes the signals found on the I/O connectors. Not all signals are available on all devices. Table 3-1. I/O Connector Signals Signal Name Reference Direction Description AI GND —...
Page 40
Chapter 3 Connector and LED Information Table 3-1. I/O Connector Signals (Continued) Signal Name Reference Direction Description PFI <0..7>/ D GND Input or Programmable Function Interface or Digital I/O P1.<0..7> Output Channels 0 to 7 and Channels 8 to 15—Each of PFI <8..15>/ these terminals can be individually configured as a P2.<0..7>...
Chapter 3 Connector and LED Information PCI Express Device Disk Drive Power Connector (NI PCIe-632 /634 /635 /636 Devices, not including PCIe-6346) The disk drive power connector is a four-pin hard drive connector on some PCI Express devices that, when connected, increases the current the device can supply on the +5 V terminal.
• Analog Input on Simultaneous MIO X Series Devices—NI 6346/6349/6356/6358/6366/6368/6374/6376/6378/6386/6396 devices can be configured for differential analog input simultaneous sampled measurements. Analog Input on MIO X Series Devices Figure 4-1 shows the analog input circuitry of MIO X Series devices.
Chapter 4 Analog Input • Instrumentation Amplifier (NI-PGIA)—The NI programmable gain instrumentation amplifier (NI-PGIA) is a measurement and instrument class amplifier that minimizes settling times for all input ranges. The NI-PGIA can amplify or attenuate an AI signal to ensure that you use the maximum resolution of the ADC. MIO X Series devices use the NI-PGIA to deliver high accuracy even when sampling multiple channels with small input ranges at fast rates.
Chapter 4 Analog Input Analog Input Ground-Reference Settings MIO X Series devices support the following analog input ground-reference settings: • Differential mode—In DIFF mode, the MIO X Series device measures the difference in voltage between two AI signals. • Referenced single-ended mode—In RSE mode, the MIO X Series device measures the voltage of an AI signal relative to AI GND.
Chapter 4 Analog Input Caution The maximum input voltages rating of AI signals with respect to ground (and for signal pairs in differential mode with respect to each other) are listed in the device specifications. Exceeding the maximum input voltage of AI signals distorts the measurement results.
Page 50
The capacitance of the cable can also increase the settling time. National Instruments recommends using individually shielded, twisted-pair wires that are 2 m or less to connect AI signals to the device. Refer to the...
Page 51
Chapter 4 Analog Input • Insert Grounded Channel between Signal Channels—Another technique to improve settling time is to connect an input channel to ground. Then insert this channel in the scan list between two of your signal channels. The input range of the grounded channel should match the input range of the signal after the grounded channel in the scan list.
Chapter 4 Analog Input • Hardware-timed single point (HWTSP)—Typically, HWTSP operations are used to read single samples at known time intervals. While buffered operations are optimized for high throughput, HWTSP operations are optimized for low latency and low jitter. In addition, HWTSP can notify software if it falls behind hardware.
Chapter 4 Analog Input Connecting Floating Signal Sources What Are Floating Signal Sources? A floating signal source is not connected to the building ground system, but has an isolated ground-reference point. Some examples of floating signal sources are outputs of transformers, thermocouples, battery-powered devices, optical isolators, and isolation amplifiers.
Page 57
Chapter 4 Analog Input Figure 4-4. Differential Connections for Floating Signal Sources without Bias Resistors MIO X Series Device Floating Signal Source – AI– Inpedance AI SENSE <100 Ω AI GND However, for larger source impedances, this connection leaves the DIFF signal path significantly off balance.
Chapter 4 Analog Input signal path as previously described using the same value resistor on both the positive and negative inputs; be aware that there is some gain error from loading down the source, as shown in Figure 4-7. Figure 4-7. Differential Connections for AC Coupled Floating Sources with Balanced Bias Resistors MIO X Series Device AC Coupling...
Chapter 4 Analog Input for grounded signal sources to eliminate this ground potential difference from the measured signal. When to Use Differential Connections with Ground-Referenced Signal Sources Use DIFF input connections for any channel that meets any of the following conditions: •...
Chapter 4 Analog Input Using Non-Referenced Single-Ended (NRSE) Connections for Ground-Referenced Signal Sources Figure 4-11 shows how to connect ground-reference signal sources in NRSE mode. Figure 4-11. Single-Ended Connections for Ground-Referenced Signal Sources (NRSE Configuration) I/O Connector AI <0..x> Ground- Referenced Signal Instrumentation...
Chapter 4 Analog Input Analog Input Timing Signals In order to provide all of the timing functionality described throughout this section, MIO X Series devices have a flexible timing engine. Figure 4-12 summarizes all of the timing options provided by the analog input timing engine. Also refer to the Clock Routing section of Chapter 9, Digital Routing and Clock...
Chapter 4 Analog Input • AI Hold Complete Event Signal • AI Start Trigger Signal • AI Reference Trigger Signal • AI Pause Trigger Signal Signals with an support digital filtering. Refer to the PFI Filters section of Chapter 8, PFI, for more information.
Chapter 4 Analog Input When using an externally generated AI Sample Clock, you must ensure the clock signal is consistent with respect to the timing requirements of AI Convert Clock. Failure to do so may result in a scan overrun and will cause an error. Refer to the AI Convert Clock Signal section for more information about the timing requirements between AI Convert Clock and AI Sample...
Page 71
Chapter 4 Analog Input Using an External Source Use one of the following external signals as the source of AI Convert Clock: • PFI <0..15> • RTSI <0..7> • PXI_STAR • PXIe_DSTAR<A,B> • Analog Comparison Event (an analog trigger) Routing AI Convert Clock Signal to an Output Terminal You can route AI Convert Clock (as an active low signal) out to any PFI <0..15>, RTSI <0..7>, or PXIe_DSTARC terminal.
Chapter 4 Analog Input AI Convert Clock Timebase Signal The AI Convert Clock Timebase (ai/ConvertClockTimebase) signal is divided down to provide one of the possible sources for AI Convert Clock. Use one of the following signals as the source of AI Convert Clock Timebase: •...
Chapter 4 Analog Input Routing AI Start Trigger to an Output Terminal You can route AI Start Trigger out to any PFI <0..15>, RTSI <0..7>, or PXIe_DSTARC terminal. The output is an active high pulse. All PFI terminals are configured as inputs by default.
Chapter 4 Analog Input AI Pause Trigger Signal Use the AI Pause Trigger (ai/PauseTrigger) signal to pause and resume a measurement acquisition. The internal sample clock pauses while the external trigger signal is active and resumes when the signal is inactive. You can program the active level of the pause trigger to be high or low, as shown in Figure 4-24.
Chapter 4 Analog Input Analog Input on Simultaneous MIO X Series Devices Figure 4-25 shows the analog input circuitry of the Simultaneous MIO X Series devices. Figure 4-25. Simultaneous MIO X Series Analog Input Circuitry NI-PGIA – AI Data AI FIFO –...
Nominal Resolution Assuming X Series Device Input Range 5% Over Range 320 μV NI 6346/6349/6356/6358/ -10 V to 10 V 6366/6368/6374/ 160 μV -5 V to 5 V 6376/6378/6386/6396 64 μV -2 V to 2 V 32 μV -1 V to 1 V...
Chapter 4 Analog Input – Hardware-timed single point (HWTSP)—Typically, HWTSP operations are used to read single samples at known time intervals. While buffered operations are optimized for high throughput, HWTSP operations are optimized for low latency and low jitter. In addition, HWTSP can notify software if it falls behind hardware. These features make HWTSP ideal for real time control applications.
Chapter 4 Analog Input higher if power distribution circuits are improperly connected. If a grounded signal source is incorrectly measured, this difference can appear as measurement error. Follow the connection instructions for grounded signal sources to eliminate this ground potential difference from the measured signal.
Chapter 4 Analog Input to the negative input of the instrumentation amplifier, without using resistors. This connection works well for DC-coupled sources with low source impedance (less than 100 Ω). • High Source Impedance—For larger source impedances, this connection leaves the DIFF signal path significantly off balance.
Page 89
Chapter 4 Analog Input An acquisition with posttrigger data allows you to view data that is acquired after a trigger event is received. A typical posttrigger DAQ sequence is shown in Figure 4-28. The sample counter is loaded with the specified number of posttrigger samples, in this example, five. The value decrements with each pulse on AI Sample Clock, until all desired samples have been acquired.
Chapter 4 Analog Input Table 4-8. Analog Input Rates for Simultaneous MIO X Series Devices (Continued) Analog Input Rate Simultaneous MIO X Series Device Single Channel Total Aggregate NI 6396 14.29 MS/s 114.29 MS/s NI PXIe-6386/6396 devices support the listed analog input rates when using an internal clock. When using an externally-derived clock, the maximum single channel analog input rate is 15 MS/s and the total aggregate rate is 120 MS/s.
Chapter 4 Analog Input • 100 kHz Timebase • PXI_CLK10 • RTSI <0..7> • PFI <0..15> • PXI_STAR • PXIe_DSTAR<A,B> • Analog Comparison Event (an analog trigger) Note (NI PXIe-6386/6396 Devices) PXIe-6386 and PXIe-6396 devices differ in several ways from other SMIO devices. For more information about these devices related to AI Sample Clocks, go to and enter the Info Code ni.com/info...
Page 95
Chapter 4 Analog Input Note (NI USB-6356/6366 and PXIe-6378 Devices) Some X Series devices internally transfer data in sample pairs, as opposed to single samples. This implementation allows for greater data throughput. However, if an acquisition on these devices acquires an odd number of total samples, the last sample acquired cannot be transferred.
Chapter 4 Analog Input Using a Digital Source To use AI Reference Trigger with a digital source, specify a source and an edge. The source can be any of the following signals: • PFI <0..15> • RTSI <0..7> • PXI_STAR •...
Using an Analog Source When you use an analog trigger source, the internal sample clock pauses when the Analog Comparison Event signal is low and resumes when the signal goes high (or vice versa). Routing AI Pause Trigger Signal to an Output Terminal You can route AI Pause Trigger out to any PFI <0..15>, RTSI <0..7>, PXI_STAR, or PXIe_DSTARC terminal.
Chapter 5 Analog Output AO Reference Selection AO reference selection allows you to set the analog output range. The analog output range describes the set of voltages the device can generate. The digital codes of the DAC are spread evenly across the analog output range. So, if the range is smaller, the analog output has better resolution;...
Chapter 5 Analog Output One property of buffered I/O operations is the sample mode. The sample mode can be either finite or continuous: – Finite sample mode generation refers to the generation of a specific, predetermined number of data samples. Once the specified number of samples has been written out, the generation stops.
Chapter 5 Analog Output Signals with an support digital filtering. Refer to the PFI Filters section of Chapter 8, PFI, for more information. AO Start Trigger Signal Use the AO Start Trigger (ao/StartTrigger) signal to initiate a waveform generation. If you do not use triggers, you can begin a generation with a software command.
Chapter 5 Analog Output Using a Digital Source To use AO Pause Trigger, specify a source and a polarity. The source can be one of the following signals: • PFI <0..15> • RTSI <0..7> • PXI_STAR • PXIe_DSTAR<A,B> • Counter n Internal Output •...
Chapter 5 Analog Output AO Sample Clock Timebase Signal The AO Sample Clock Timebase (ao/SampleClockTimebase) signal is divided down to provide a source for AO Sample Clock. You can route any of the following signals to be the AO Sample Clock Timebase signal: •...
Chapter 6 Digital I/O The voltage input and output levels and the current drive levels of the DIO lines are listed in the device specifications. Digital Input Data Acquisition Methods When performing digital input measurements, you either can perform software-timed or hardware-timed acquisitions.
Chapter 6 Digital I/O Digital Waveform Acquisition Figure 6-2 summarizes all of the timing options provided by the digital input timing engine. Figure 6-2. Digital Input Timing Options DSTAR <A..B> 100 MHz Timebase PFI, RTSI DSTAR <A..B> PXI_STAR DI Sample Clock Analog Comparison Event PFI, RTSI Revamp AO timing options with DI timebase and clocks...
Chapter 6 Digital I/O stop it once a finite acquisition completes. When using the DI timing engine, you can also specify a configurable delay from DI Start Trigger to the first DI Sample Clock pulse. By default, this delay is set to two ticks of the DI Sample Clock Timebase signal. Figure 6-3.
Chapter 6 Digital I/O • PXI_STAR • PXIe_DSTAR<A,B> • Change Detection Event • AI Start Trigger (ai/StartTrigger) • AO Start Trigger (ao/StartTrigger) • DO Start Trigger (do/StartTrigger) The source can also be one of several other internal signals on your DAQ device. Refer to Device Routing in MAX in the NI-DAQmx Help or the LabVIEW Help for more information.
Chapter 6 Digital I/O DI Pause Trigger Signal You can use the DI Pause Trigger (di/PauseTrigger) signal to pause and resume a measurement acquisition. The internal sample clock pauses while the external trigger signal is active and resumes when the signal is inactive. You can program the active level of the pause trigger to be high or low, as shown in Figure 6-6.
Chapter 6 Digital I/O • Buffered—In a buffered generation, data is moved from a PC buffer to the DAQ device’s onboard FIFO using DMA before it is written to the output lines one sample at a time. Buffered generation typically allow for much faster transfer rates than non-buffered acquisitions because data is moved in large blocks, rather than one point at a time.
Chapter 6 Digital I/O • Counter n Internal Output • Frequency Output • DI Change Detection output Several other internal signals can be routed to DO Sample Clock through internal routes. Refer to Device Routing in MAX in the NI-DAQmx Help or the LabVIEW Help for more information. Using an External Source Use one of the following external signals as the source of DO Sample Clock: •...
Chapter 6 Digital I/O Using a Digital Source To use DO Start Trigger, specify a source and an edge. The source can be one of the following signals: • A pulse initiated by host software • PFI <0..15> • RTSI <0..7> •...
Chapter 6 Digital I/O Using an Analog Source When you use an analog trigger source, the samples are paused when the Analog Comparison Event signal is at a high level. Refer to the Triggering with an Analog Source section of Chapter 11, Triggering, for more information.
Chapter 6 Digital I/O The Change Detection Event signal can do the following: • Drive any RTSI <0..7>, PFI <0..15>, or PXI_STAR signal • Drive the DO Sample Clock or DI Sample Clock • Generate an interrupt The Change Detection Event signal can also be used to detect changes on digital output events. DI Change Detection Applications The DIO change detection circuitry can interrupt a user program when one of several DIO signals changes state.
Page 132
Chapter 6 Digital I/O • Case 2—If an additional line on the bus also has a transition during the filter clock period, the change is not propagated until the next filter clock edge, as shown in Figure 6-14. Figure 6-14. Case 2 Not Stable Not Stable Digital Input P0.A...
Chapter 6 Digital I/O Connecting Digital I/O Signals The DIO signals, P0.<0..31>, P1.<0..7>, and P2.<0..7> are referenced to D GND. You can individually program each line as an input or output. Figure 6-16 shows P1.<0..3> configured for digital input and P1.<4..7> configured for digital output. Figure 6-16 shows the switch receiving TTL signals and sensing external device states and shows the LED sending TTL signals and driving external devices.
Chapter 7 Counters Counter Timing Engine Unlike analog input, analog output, digital input, and digital output, X Series counters do not have the ability to divide down a timebase to produce an internal counter sample clock. For sample clocked operations, an external signal must be provided to supply a clock source. The source can be any of the following signals: •...
Chapter 7 Counters Single Point (On-Demand) Edge Counting With single point (on-demand) edge counting, the counter counts the number of edges on the Source input after the counter is armed. On-demand refers to the fact that software can read the counter contents at any time without disturbing the counting process.
Chapter 7 Counters Refer to the following sections for more information about X Series pulse-width measurement options: • Single Pulse-Width Measurement • Implicit Buffered Pulse-Width Measurement • Sample Clocked Buffered Pulse-Width Measurement • Hardware-Timed Single Point Pulse-Width Measurement Single Pulse-Width Measurement With single pulse-width measurement, the counter counts the number of edges on the Source input while the Gate input remains active.
Chapter 7 Counters Pulse Measurement In pulse measurements, the counter measures the high and low time of a pulse on its Gate input signal after the counter is armed. A pulse is defined in terms of its high and low time, high and low ticks or frequency and duty cycle, which is similar to the pulse-width measurement, except that the inactive pulse is measured as well.
Chapter 7 Counters For information about connecting counter signals, refer to the Default Counter/Timer Pins section. Pulse versus Semi-Period Measurements In hardware, pulse measurement and semi-period are the same measurement. Both measure the high and low times of a pulse. The functional difference between the two measurements is how the data is returned.
Chapter 7 Counters Low Frequency with One Counter For low frequency measurements with one counter, you measure one period of your signal using a known timebase. You can route the signal to measure (fx) to the Gate of a counter. You can route a known timebase (fk) to the Source of the counter.
Chapter 7 Counters You can route the signal to measure to the Source input of Counter 0, as shown in Figure 7-14. Assume this signal to measure has frequency fx. NI-DAQmx automatically configures Counter 0 to generate a single pulse that is the width of N periods of the source input signal. Figure 7-14.
Chapter 7 Counters Hardware-Timed Single Point Frequency Measurement Hardware-timed single point (HWTSP) frequency measurements can either be a single frequency measurement or an average between sample clocks. Use CI.Freq.EnableAveraging to set the behavior. For hardware-timed single point, the default is False. Refer to the Sample Clocked Buffered Frequency Measurement section for more information.
Page 153
Chapter 7 Counters Which Method Is Best? This depends on the frequency to be measured, the rate at which you want to monitor the frequency and the accuracy you desire. Take for example, measuring a 50 kHz signal. Assuming that the measurement times for the sample clocked (with averaging) and two counter frequency measurements are configured the same, Table 7-3 summarizes the results.
Chapter 7 Counters Table 7-5 summarizes some of the differences in methods of measuring frequency. Table 7-5. Frequency Measurement Method Comparison Measures Measures High Number of Number of Frequency Frequency Counters Measurements Signals Signals Method Used Returned Accurately Accurately Low frequency with Poor Good one counter...
Page 157
Chapter 7 Counters • X4 Encoding—Similarly, the counter increments or decrements on each edge of channels A and B for X4 encoding. Whether the counter increments or decrements depends on which channel leads the other. Each cycle results in four increments or decrements, as shown in Figure 7-20.
Chapter 7 Counters Hardware-Timed Single Point Position Measurement A hardware-timed single point (HWTSP) position measurement has the same behavior as a buffered (sample clock) position measurement. Note (NI USB-634 /635 /636 Devices) X Series USB devices do not support hardware-timed single point (HWTSP) operations. For information about connecting counter signals, refer to the Default Counter/Timer Pins section.
Chapter 7 Counters Figure 7-26 shows an example of a sample clocked buffered two-signal separation measurement. Figure 7-26. Sample Clocked Buffered Two-Signal Separation Measurement Sample Clock GATE SOURCE Counter Value Buffer Hardware-Timed Single Point Two-Signal Separation Measurement A hardware-timed single point (HWTSP) two-signal separation measurement has the same behavior as a sample clocked buffered two-signal separation measurement.
Chapter 7 Counters Figure 7-28 shows a generation of a pulse with a pulse delay of four and a pulse width of three (using the rising edge of Source). Figure 7-28. Single Pulse Generation with Start Trigger GATE (Start Trigger) SOURCE Pulse Train Generation Refer to the following sections for more information about the X Series pulse train generation...
Chapter 7 Counters Figure 7-31 shows a generation of two pulses with a pulse delay of five and a pulse width of three (using the rising edge of Source) with CO.EnableInitalDelayOnRetrigger set to the default True. Figure 7-31. Retriggerable Single Pulse Generation with Initial Delay on Retrigger Counter Load Values 4 3 2 1 0 2 1 0...
Chapter 7 Counters specifies pulse specifications that are updated with each sample clock. When a sample clock occurs, the current pulse finishes generation and the next pulse uses the next sample specifications. Frequency Generation You can generate a frequency by using a counter in pulse train generation mode or by using the frequency generator circuit, as described in the Using the Frequency Generator section.
Chapter 7 Counters For information about connecting counter signals, refer to the Default Counter/Timer Pins section. Counter Timing Signals X Series devices feature the following counter timing signals: • Counter n Source Signal • Counter n Gate Signal • Counter n Aux Signal •...
Chapter 7 Counters Routing a Signal to Counter n Gate Each counter has independent input selectors for the Counter n Gate signal. Any of the following signals can be routed to the Counter n Gate input: • RTSI <0..7> • PFI <0..15>...
Chapter 7 Counters Routing Signals to Counter n HW Arm Input Any of the following signals can be routed to the Counter n HW Arm input: • RTSI <0..7> • PFI <0..15> • AI Reference Trigger (ai/ReferenceTrigger) • AI Start Trigger (ai/StartTrigger) •...
Chapter 7 Counters Default Counter/Timer Pins By default, NI-DAQmx routes the counter/timer inputs and outputs to the PFI pins. Refer to Table 7-9 for the default NI-DAQmx counter/timer outputs for PCI Express, PXI Express, USB Mass Termination, and USB BNC devices. Refer to Table 7-10 for the default NI-DAQmx counter/timer outputs for USB Screw Terminal devices.
Chapter 7 Counters Prescaling Prescaling allows the counter to count a signal that is faster than the maximum timebase of the counter, as shown in Figure 7-39. X Series devices offer 8X and 2X prescaling on each counter (prescaling can be disabled). Each prescaler consists of a small, simple counter that counts to eight (or two) and rolls over.
Chapter 8 Using PFI Terminals as Timing Input Signals Use PFI terminals to route external timing signals to many different X Series functions. Each PFI terminal can be routed to any of the following signals: • (NI 632 /634 /6351/6353/6355 6361/6363/6365/6375 Devices) AI Convert Clock (ai/ConvertClock)
Chapter 8 Using PFI Terminals to Digital Detection Events Each PFI can be configured to detect digital changes. The values on the PFI lines cannot be read in a hardware-timed task, but they can be used to fire the change detection event. For example, if you wanted to do change detection on eight timed DIO lines but wanted to ensure that the value of the lines was updated every second independent of the eight lines changing you could set a PFI line up for change detection and connect a 1 Hz signal to it.
Chapter 8 I/O Protection Each DIO and PFI signal is protected against overvoltage, undervoltage, and overcurrent conditions as well as ESD events. However, you should avoid these fault conditions by following these guidelines: • If you configure a PFI or DIO line as an output, do not connect it to any external signal source, ground, or power supply.
Chapter 9 Digital Routing and Clock Generation 100 MHz Timebase The 100 MHz Timebase can be used as the timebase for all internal subsystems. The 100 MHz Timebase is generated from the following sources: • Onboard oscillator • External signal (by using the external reference clock) 20 MHz Timebase The 20 MHz Timebase can be used to generate many of the AI and AO timing signals.The 20 MHz Timebase can also be used as the Source input to the 32-bit general-purpose...
• Share trigger signals between devices Many National Instruments DAQ, motion, vision, and CAN devices support RTSI. In a PCI Express system, the RTSI bus consists of the RTSI bus interface and a ribbon cable. The bus can route timing and trigger signals between several functions on as many as five DAQ, vision, motion, or CAN devices in the computer.
Chapter 9 Digital Routing and Clock Generation Using RTSI as Outputs RTSI <0..7> are bidirectional terminals. As an output, you can drive any of the following signals to any RTSI terminal: • AI Start Trigger (ai/StartTrigger) • AI Reference Trigger (ai/ReferenceTrigger) •...
Chapter 9 Digital Routing and Clock Generation PXI_CLK10 PXI_CLK10 is a common low-skew 10 MHz reference clock for synchronization of multiple modules in a PXI measurement or control system. The PXI backplane is responsible for generating PXI_CLK10 independently to each peripheral slot in a PXI chassis. Note PXI_CLK10 cannot be used as a reference clock for X Series devices.
Chapter 10 Bus Interface – Digital waveform generation (digital output) – Digital waveform acquisition (digital input) Each DMA controller channel contains a FIFO and independent processes for filling and emptying the FIFO. This allows the buses involved in the transfer to operate independently for maximum performance.
The following sample equation demonstrates typical bandwidth speeds, assuming the smallest data type. 16 channels × 2 MS/s × 2 B/S = 64 MB/s Note Typical speeds for USB 2.0 range from 30 MB/s to 45 MB/s. A bandwidth lower than the theoretical 60 MB/s maximum is not unexpected behavior for USB 2.0.
Chapter 11 Triggering Triggering with an Analog Source Some X Series devices can generate a trigger on an analog signal. To find your device triggering options, refer to the device specifications. Figure 11-2 shows the analog trigger circuit on MIO X Series devices. Figure 11-2.
Chapter 11 Triggering Routing Analog Comparison Event to an Output Terminal You can route Analog Comparison Event out to any PFI <0..15> or RTSI <0..7> terminal. Analog Trigger Types Configure the analog trigger circuitry to different triggering modes: • Analog Edge Triggering—Configure the analog trigger circuitry to detect when the analog signal is below or above a level you specify.
Chapter 11 Triggering • Analog Window Triggering—An analog window trigger occurs when an analog signal either passes into (enters) or passes out of (leaves) a window defined by two voltage levels. Specify the levels by setting the window Top value and the window Bottom value. Figure 11-8 demonstrates a trigger that asserts when the signal enters the window.
Appendix A Device-Specific Information NI 6320 The following sections contain information about the NI PCIe-6320 device. NI 6320 Pinout Figure A-1 shows the pinout of the NI PCIe-6320 device. For a detailed description of each signal, refer to the I/O Connector Signal Descriptions section of Chapter 3, Connector and LED Information.
Appendix A Device-Specific Information NI 6321/6341 The following sections contain information about the NI PCIe-6321, NI PCIe/PXIe-6341, and NI USB-6341 devices. NI 6321/6341 Pinouts Figure A-2 shows the pinout of the NI PCIe-6321 and NI PCIe/PXIe-6341 devices. For a detailed description of each signal, refer to the I/O Connector Signal Descriptions section of Chapter 3,...
Appendix A Device-Specific Information Figure A-4 shows the pinout of the NI USB-6341 BNC. For a detailed description of each signal, refer to the I/O Connector Signal Descriptions section of Chapter 3, Connector and LED Information. Figure A-4. NI USB-6341 BNC Pinout D GND P0.0 P0.1...
Appendix A Device-Specific Information NI 6323/6343 The following sections contain information about the NI PCIe-6323, NI PCIe-6343, and NI USB-6343 devices. NI 6323/6343 Pinouts Figure A-5 shows the pinout of the NI PCIe-6323/6343. The I/O signals appear on two 68-pin connectors.
Appendix A Device-Specific Information Figure A-7 shows the pinout of the NI USB-6343 BNC. For a detailed description of each signal, refer to the I/O Connector Signal Descriptions section of Chapter 3, Connector and LED Information. Figure A-7. NI USB-6343 BNC Pinout D GND P0.8 P0.0...
Appendix A Device-Specific Information NI 6345/6355 The following sections contain information about the NI PXIe-6345 and NI PXIe-6355 devices. NI 6345/6355 Pinouts Figure A-8 shows the pinout of the NI PXIe-6345 and NI PXIe-6355. The I/O signals appear on two 68-pin connectors. For a detailed description of each signal, refer to the I/O Connector Signal Descriptions section of Chapter 3,...
Appendix A Device-Specific Information NI 6346 The following sections contain information about the NI PCIe-6346. NI 6346 Pinout Figure A-9 shows the pinout of the NI PCIe-6346. The I/O signals appear on one 68-pin connector. For a detailed description of each signal, refer to the I/O Connector Signal Descriptions section of Chapter 3,...
Page 223
Appendix A Device-Specific Information Figure A-11. NI USB 6346 BNC Pinout D GND P0.0 P0.1 AI 0 AI 1 AI 2 AI 3 AO 0 P0.2 P0.3 D GND P0.4 P0.5 P0.6 AI 4 AI 5 AI 6 AI 7 AO 1 P0.7 D GND...
Page 225
Appendix A Device-Specific Information NI 6349 The following sections contain information about the NI PXIe-6349. NI 6349 Pinouts Figure A-12 shows the pinout of the NI PXIe-6349. The I/O signals appear on two 68-pin connectors. For a detailed description of each signal, refer to the I/O Connector Signal Descriptions section of Chapter 3,...
Page 227
Appendix A Device-Specific Information the default NI-DAQmx counter/timer pins for this device. For more information about default NI-DAQmx counter inputs, refer to Connecting Counter Signals in the NI-DAQmx Help or the LabVIEW Help. NI 6349 Device Specifications Refer to the NI 6349 Device Specifications for more detailed information about the NI 6349 device.
Page 229
Appendix A Device-Specific Information Note Refer to Table 7-9, X Series PCI Express/PXI Express/USB Mass Termination/USB BNC Device Default NI-DAQmx Counter/Timer Pins, for a list of the default NI-DAQmx counter/timer pins for this device. For more information about default NI-DAQmx counter inputs, refer to Connecting Counter Signals in the NI-DAQmx Help or the LabVIEW Help.
Page 231
Appendix A Device-Specific Information Note Refer to Table 7-9, X Series PCI Express/PXI Express/USB Mass Termination/USB BNC Device Default NI-DAQmx Counter/Timer Pins, for a list of the default NI-DAQmx counter/timer pins for this device. For more information about default NI-DAQmx counter inputs, refer to Connecting Counter Signals in the NI-DAQmx Help or the LabVIEW Help.
Page 233
Appendix A Device-Specific Information NI 6351/6361 Device Specifications Refer to the NI 6351 Device Specifications for more detailed information about the NI 6351 device. Refer to the NI 6361 Device Specifications for more detailed information about the NI 6361 device. NI 6351/6361 Accessory and Cabling Options NI offers a variety of accessories and cables to use with your DAQ device.
Page 235
Appendix A Device-Specific Information Figure A-19 shows the pinout of the NI USB-6363 Mass Termination. For a detailed description of each signal, refer to the I/O Connector Signal Descriptions section of Chapter 3, Connector and LED Information. Figure A-19. NI USB-6363 Mass Termination Pinout AI 16 (AI 16+) AI 24 (AI 16–) AI 0 (AI 0+)
Page 237
Appendix A Device-Specific Information Figure A-20 shows the pinout of the NI USB-6353/6363 Screw Terminal. For a detailed description of each signal, refer to the I/O Connector Signal Descriptions section of Chapter 3, Connector and LED Information. Figure A-20. NI USB-6353/6363 Screw Terminal Pinout AI 4 (AI 4+) AI 20 (AI 20+) AI 0 (AI 0+)
Page 239
Appendix A Device-Specific Information Refer to Table 7-9, X Series PCI Express/PXI Express/USB Mass Termination/USB BNC Device Default NI-DAQmx Counter/Timer Pins, for a list of the default NI-DAQmx counter/timer pins for this device. For more information about default NI-DAQmx counter inputs, refer to Connecting Counter Signals in the NI-DAQmx Help or the LabVIEW Help.
Page 241
Appendix A Device-Specific Information Note Refer to Table 7-9, X Series PCI Express/PXI Express/USB Mass Termination/USB BNC Device Default NI-DAQmx Counter/Timer Pins, for a list of the default NI-DAQmx counter/timer pins for this device. For more information about default NI-DAQmx counter inputs, refer to Connecting Counter Signals in the NI-DAQmx Help or the LabVIEW Help.
Page 243
Appendix A Device-Specific Information Note Refer to Table 7-9, X Series PCI Express/PXI Express/USB Mass Termination/USB BNC Device Default NI-DAQmx Counter/Timer Pins, for a list of the default NI-DAQmx counter/timer pins for this device. For more information about default NI-DAQmx counter inputs, refer to Connecting Counter Signals in the NI-DAQmx Help or the LabVIEW Help.
Page 245
Appendix A Device-Specific Information NI 6356/6366/6376/6386/6396 Device Specifications Refer to the following documents for more detailed information on your device: • PXIe/USB-6356— NI 6356 Device Specifications • PXIe/USB- 6366— NI 6366 Device Specifications • PCIe-6376 —PCIe-6376 Specifications • PXIe-6376 —NI 6376 Device Specifications •...
Page 246
The following sections contain information about the NI PXIe-6358, NI PXIe-6368, and NI PXIe-6378 devices. NI 6358/6368/6378 Pinout Figure A-26 shows the pinout of the NI PXIe-6358/6368/6378. The I/O signals appear on two 68-pin connectors. For a detailed description of each signal, refer to the I/O Connector...
Page 247
Refer to the NI 6358 Device Specifications for more detailed information about the NI 6358 device. Refer to the NI 6368 Device Specifications for more detailed information about the NI 6368 device. Refer to the NI 6378 Device Specifications for more detailed information about the NI 6378 device.
Page 249
Figure A-28. NI PXIe-6365 Connector 0 and Connector 1 Pinout AI 0 (AI 0+) 68 34 AI 8 (AI 0–) AI 71 (AI 71+) AI 79 (AI 71–) AI GND 67 33 AI 1 (AI 1+) AI 78 (AI 70–) AI 70 (AI 70+) AI 9 (AI 1–) AI GND...
Page 251
Appendix A Device-Specific Information NI 6374 The following sections contain information about the NI PCIe-6374 device. NI 6374 Pinouts Figure A-29 shows the pinout of the NI PCIe-6374. For a detailed description of each signal, refer to the I/O Connector Signal Descriptions section of Chapter 3, Connector and LED Information.
Page 253
Appendix A Device-Specific Information NI 6375 The following sections contain information about the NI PXIe-6375 device. NI 6375 Pinout Figures A-30 and Figure A-31 show the pinouts of the NI PXIe-6375. The I/O signals appear on four 68-pin connectors. For a detailed description of each signal, refer to the I/O Connector Signal Descriptions section of Chapter 3,...
Page 255
Appendix A Device-Specific Information NI 6375 Device Specifications Refer to the NI 6375 Device Specifications for more detailed information about the NI 6375 device. NI 6375 Accessory and Cabling Options NI offers a variety of accessories and cables to use with your DAQ device. Refer to the Cables and Accessories section of Chapter 2,...
Page 257
Appendix B Where to Go from Here LabVIEW Refer to for more information about getting started with ni.com/gettingstarted LabVIEW. Use the LabVIEW Help, available by selecting Help»LabVIEW Help in LabVIEW, to access information about LabVIEW programming concepts, step-by-step instructions for using LabVIEW, and reference information about LabVIEW VIs, functions, palettes, menus, and tools.
Page 258
Select Start»All Programs»National Instruments»NI-DAQmx»NI-DAQmx Help. The NI-DAQmx C Reference Help describes the NI-DAQmx Library functions, which you can use with National Instruments data acquisition devices to develop instrumentation, acquisition, and control applications. Select Start»All Programs»National Instruments»NI-DAQmx» Text-Based Code Support»NI-DAQmx C Reference Help.
Page 259
Adobe Reader 7.0 or later (PDF 1.6 or later) installed to view the PDFs. Refer to the Adobe Systems Incorporated website at to download Adobe Reader. Refer to the www.adobe.com National Instruments Product Manuals Library at for updated ni.com/manuals documentation resources.
Appendix C Troubleshooting How can I use the AI Sample Clock and AI Convert Clock signals on an MIO X Series device to sample the AI channel(s)? MIO X Series devices use AI Sample Clock (ai/SampleClock) and AI Convert Clock (ai/ConvertClock) to perform interval sampling.
NI Services National Instruments provides global services and support as part of our commitment to your success. Take advantage of product services in addition to training and certification programs that meet your needs during each phase of the application life cycle; from planning and development through deployment and ongoing maintenance.
Page 263
Appendix D NI Services • Training and Certification—The NI training and certification program is the most effective way to increase application development proficiency and productivity. Visit for more information. ni.com/training – The Skills Guide assists you in identifying the proficiency requirements of your current application and gives you options for obtaining those skills consistent with your time and budget constraints and personal learning preferences.
Page 265
Index Simultaneous MIO X Series devices, AI Convert Clock, 4-27 4-50 AI Convert Clock Timebase, 4-30 ai/ConvertClock, 4-27 AI Hold Complete Event, 4-30 ai/ConvertClockTimebase, 4-30 AI Pause Trigger, 4-34 ai/HoldCompleteEvent AI Reference Trigger, 4-32 MIO X Series devices, 4-30 AI Sample Clock, 4-24 Simultaneous MIO X Series devices, AI Sample Clock Timebase, 4-26 4-50...
Page 267
NI PCIe-6376, A-33 software NI PXIe-6345/6355, A-12, A-14, A-18 MIO X Series devices, 4-6 NI PXIe-6356/6366/6376, A-33 Simultaneous MIO X Series devices, NI PXIe-6358/6368/6378, A-39 4-56 NI PXIe-6375, A-46 connecting NI USB-6341 BNC, A-6 analog input signals NI USB-6341 Screw Terminal, A-5...
Page 269
Index MIO X Series devices, 4-9 MIO X Series devices, 4-12 Simultaneous MIO X Series devices, when to use with ground-referenced 4-38 signal sources DC coupling, connections (Simultaneous MIO X Series devices, 4-18 MIO X Series devices), 4-43 digital default waveform acquisition, 6-4 counter terminals, 8-42 waveform generation, 6-13...
Page 271
NI PXIe-6345/6355 pinout, A-12, A-14, ground-referenced signal sources A-18 connecting NI PXIe-6356/6366/6376 pinout, A-33 MIO X Series devices, 4-17 NI PXIe-6358/6368/6378 pinout, A-39 description NI USB-6341 BNC pinout, A-6 MIO X Series devices, 4-17 NI USB-6341 Screw Terminal pinout, using in differential mode...
Page 273
Index specifications, A-38 when to use with floating signal sources NI 6358/6368/6378 MIO X Series devices, 4-12 accessory options, A-40 when to use with ground-referenced cabling options, A-40 signal sources pinout, A-39 MIO X Series devices, 4-18 specifications, A-40 NRSE connections...
Page 275
Index MIO X Series devices, 4-13 short high-quality cabling (MIO X Series when to use with ground-referenced devices), 4-7 signal sources signal conditioning MIO X Series devices, 4-19 options, 2-9 related documentation, B-1 signal connections retriggerable single pulse generation, 8-29 analog input routing Simultaneous MIO X Series...
Page 277
Index internal source less than 40 MHz, 8-47 APFI <0, 1> terminals, 11-2 synchronizing multiple devices, 9-3 counter, 8-45 with a digital source, 11-1 with an analog source, 11-2 troubleshooting technical support, B-4 analog input, C-1 terminal configuration analog output, C-2 analog input counters, C-2 MIO X Series devices, 4-1...
Need help?
Do you have a question about the 6368 and is the answer not in the manual?
Questions and answers