Toshiba D-VR40SF Service Manual page 47

Video Block Diagram
Q301
(DVD VCR DUBBING)
TO VIDEO
DVD-VIDEO(DUB)
OUTPUT SELECT
BLOCK DIAGRAM
VCR-VIDEO
TO VIDEO
INPUT SELECT
PB/EE-VIDEO
BLOCK DIAGRAM
(VCR DVD DUBBING)
TO VIDEO
VCR-VIDEO(DUB)
INPUT SELECT
BLOCK DIAGRAM
IC501 (OSD)
IIC-BUS SCL
OSD
50
52 CHARACTER
IIC-BUS SDA
MIX
COLOR
55
-IN
D-VR40SF
IC301
VIDEO SIGNAL PROCESS
/HEAD AMP 65 68 69
SERIAL
DECORDER
BYPASS AGC
DVD
50
VCR
48
CHARA.
INS.
1/2
FBC
R P
Y/C
MIX
AGC
58 59
BOARD MAIN
TO SERVO/SYSTEM
CONTROL BLOCK
DIAGRAM
46 43 78 79
Y. DELAY
96
R P
LUMINANCE
SP
SP
95
SIGNAL
HEAD
PROCESS
94
AMP
EP
93
90
EP
89
HEAD
CCD 1H DELAY
Y
88
REC AMP
FM
+ 87
AGC
C
D-REC-H 80
CHROMINANCE RF-SW/C-ROTA 70
SIGNAL
D-V-SYNC 62
PROCESS
H-A-SW
71
R P R P
H-A-COMP 83
V-ENV 84
C-SYNC 67
VXO
PB-H OUT
28 29 25 21 44
TP301
C-PB
X301
4.43MHz
WF2
1-12-3
NOTE: BOARD MEANS PRINTED CIRCUIT BOARD.
REC-VIDEO SIGNAL PB-VIDEO SIGNAL
(DECK ASSEMBLY)
CYLINDER ASSEMBLY
CN251
VIDEO(R)-1 1
VIDEO-COM 2
VIDEO(L)-1
3
VIDEO(L)-2 4
VIDEO-COM 5
VIDEO(R)-2
6
WF1
TP504
RF-SW
D-REC-H
RF-SW
C-ROTA
D-V-SYNC
H-A-SW
TO SERVO/SYSTEM
CONTROL BLOCK
H-A-COMP
DIAGRAM
V-ENV
C-SYNC
TRICK-H
SECAM-H
IC370 (PAL/SECAM DECTECTOR)
28
1
29
PAL/SECAM
17
DETECTOR
14
18
2
16
D-VR40SF
MODE: SP/REC
VIDEO (R)-1
HEAD
VIDEO (L)-1
HEAD
VIDEO (L)-2
HEAD
VIDEO (R)-2
HEAD
E9BA1BLV