Samsung S3F401F Hardware User Manual page 19

EVALUATION BOARD MANUAL
3.2 JUMPER CONNECTION (Continued)
JP#
J9 MODE selection
J10
J11
J12 Port assignment pin
J13 Port assignment pin
J14 Port assignment pin
J15 nTRST
J16 Chip socket connection
J17
J18
J19
J20 MOTOR1
J21 MOTOR2
J22 Generated VDD33 voltage from
U11_regulator (3.3V)
J23 DC Power jack ( 9~18V)
J24 AVDD
J25 UART
J26
Description
J9 J10
2-3 2-3
1-2 2-3
Port 2
Port 1
Port 0
The JTAG connects to nTRST
Chip socket board is connected with
S3F401F-EVB.
IMC0 and ENC0 signal connector
IMC1 and ENC1 signal connector
3.3V connects to VDD33
GND
VCC
J11 MD[1:0]
2-3 NORMAL
2-3 SPGM
-
-
S3F401F_BD_UM_REV1.00
Default Setting
All 2-3 connect
:Normal Mode
Open
Open
Open
Open
Use the chip socket
board
-
-
Join 1-2
-
Open
Open
17