Alcatel 1660SM Technical Handbook
  1. Manuals
  2. Brands
  3. Alcatel Manuals
  4. Multi-service Platforms
  5. 1660SM
  6. Technical handbook

Alcatel 1660SM Technical Handbook

Stm 64 multiservice metro node
Hide thumbs Also See for 1660SM:
1
2
Table Of Contents
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
Table of Contents

Advertisement

Quick Links

Download this manual
Technical Handbook
Alcatel 1660SM
STM 64 Multiservice Metro Node
1660SM Rel. 5.2
Version B
3AL 91669 AAAA Ed.02

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the 1660SM and is the answer not in the manual?

Questions and answers

Related Manuals for Alcatel 1660SM

Summary of Contents for Alcatel 1660SM

  • Page 1 Technical Handbook Alcatel 1660SM STM 64 Multiservice Metro Node 1660SM Rel. 5.2 Version B 3AL 91669 AAAA Ed.02...
  • Page 2 3AL 91669 AAAA Ed.02...

  • Page 3: Table Of Contents

    1660SM REL.5.2 TECHNICAL HANDBOOK TABLE OF CONTENTS LIST OF FIGURES AND TABLES ............
  • Page 4 ............2.1.1 1660SM Shelf “without fans” front view (SR60M) .
  • Page 5 ..........3.6.2 PR_EA (MPLS) service in 1660SM equipment .
  • Page 6 4.7 Electrical Access 16xSTM–1 (A16ES1E) ......... 4.8 High Speed protection access card (HPROT) .
  • Page 7 ..........5.8.1 Example of a link using 1660SM with L–16.2 JE2 Port and 15 dBm Booster .
  • Page 8 5.13.3 Transportation ............. 5.13.4 EMI/EMC condition .

  • Page 9: List Of Figures And Tables

    ........... Figure 32. 1660SM units positioning in 1660 subrack with fans .
  • Page 10 Figure 103. 1660SM Block Diagram: signal management ( 2Mbit/s PDH ports) ....Figure 104. 1660SM Block Diagram: signal management ( 34 Mbit/s and 45 Mbit/s PDH ports) 3AL 91669 AA AA...
  • Page 11 Figure 105. 1660SM Block Diagram: signal management ( 140 Mbit/s PDH ports) ... . Figure 106. Example of technology convergency with ISA boards in OMSN ....
  • Page 12 ......Figure 168. 1660SM (WDM application) ’ring’ node functional scheme (1) ....
  • Page 13 ..........Figure 219. 1660SM –Input power stage and distributed power supply .
  • Page 14 ......... . . Figure 298. Example of a link using 1660SM with L–64.2b “Extended”...
  • Page 15 ..........Table 34. High Order/Low Order connections for 1660SM .
  • Page 16 Table 66. Parameters specified for STM–1 Optical Interface ....... . Table 67.

  • Page 17: Handbook Guide

    HANDBOOK GUIDE 3AL 91669 AA AA...
  • Page 18 3AL 91669 AA AA...

  • Page 19: Handbook Structure And Configuration Check

    1.1 General information WARNING ALCATEL makes no warranty of any kind with regards to this manual, and specifically disclaims the implied warranties of merchantability and fitness for a particular purpose. ALCATEL will not be liable for errors contained herein or for damages, whether direct, indirect, consequential, incidental, or special, in connection with the furnishing, performance, or use of this material.

  • Page 20: Product-Release Handbooks

    The list of handbooks given here below is valid on the issue date of this Handbook and can be changed without any obligation for ALCATEL to update it in this Handbook. Some of the handbooks listed here below may not be available on the issue date of this Handbook.

  • Page 21: Table 3. Handbooks Related To Atm Specific Product Sw

    Table 3. Handbooks related to ATM specific product SW THIS HANDBOOK ANV Part No. HDBK or note ATM Rel.1.2 3AL 80814 AAAA Operator’s Handbook ATM Rel.2.0 3AL 81826 AAAA Operator’s Handbook ATM Rel.2.1 3AL 89777 AAAA Operator’s Handbook ATM Rel.2.2 3AL 91714 AAAA Operator’s Handbook Provides ATM Craft Terminal screens and operational procedures...

  • Page 22: Table 6. Handbooks Related To Isa Es Specific Product Sw

    3AL 89870 AAAA Operator’s Handbook ES16 Rel.2.1 [17] 3AL 91716 AAAA Operator’s Handbook Provides ISA–ES Craft Terminal screens and operational procedures Table 7. Handbooks common to Alcatel Network Elements using 1320CT platform FACTORY THIS HANDBOOK ANV Part No. Part No. HDBK 1320CT 3.x...

  • Page 23: Table 8. Optional Handbooks Common To 16Xxsm

    Table 9. Documentation on CD–ROM See para. 6.5 on page 59 CD–ROM TITLE ANV Part No. FACTORY Part No. 1660SM Rel.5.2 CD–ROM–DOC EN 3AL 91671 AAAA ––.––.–– [23] [23] Contains, in electronic format, the following handbooks: REF. [1] to [4] 1320CT 3.x BASIC CD–ROM–DOC EN...
  • Page 24 CD–ROM TITLE ANV Part No. FACTORY Part No. PR_EA 1.1 CD–ROM–DOC EN 3AL 81063 BAAA ––.––.–– [29] [29] Contains, in electronic format, the following handbook: REF. [9] PR 1.0 CD–ROM–DOC EN 3AL 81769 AAAA ––.––.–– [30] [30] Contains, in electronic format, the following handbook: REF. [10] PR 1.1 CD–ROM–DOC EN 3AL 91659 AAAA ––.––.––...

  • Page 25: Handbook Structure

    1.4 Handbook Structure This handbook has been edited according to the Alcatel standardized “drawing–up guides” complying with such suggestion. This handbook is divided into the following main topics as described in the table of contents: HANDBOOK GUIDE: It contains general information on safety norms, EMC and type of labels that might be affixed to the equipment.

  • Page 26: Handbook Configuration Check

    1.5 Handbook Configuration Check 1.5.1 List of the editions and of modified parts The following table indicates the handbook parts new and modified with respect to the previous edition. Legenda = new part =proposal part = modified part PR =proposal edition Table 10.

  • Page 27: Compliance With European Norms

    2 COMPLIANCE WITH EUROPEAN NORMS 2.1 Electromagnetic Compatibility (EMC) The CE markings printed on the product denote compliancy with the following Directives: • 89/336/EEC of May 3rd, 1989 (EMC directives), amended: – by the 92/31/EEC Directive issued on April 28th, 1992 –...

  • Page 28: Safety

    2.2 Safety Compliancy to Safety Norms is declared in that the equipment satisfies standardized Norms : • IEC 60950–1 ed.2001 , for electrical safety • EN 60950–1 ed.2001 , for electrica safety • EN 60825–1 ed.1994 + A11 ed.1996+A2 ed.2001 for optical safety •...

  • Page 29: Safety Norms And Labels

    3 SAFETY NORMS AND LABELS 3.1 First aid for electric shock Do not touch the patient with bare hands until the circuit has been opened. Open the circuit by switching off the line switches. If that is not possible, protect yourself with dry material and free the patient from the conductor.
  • Page 30 Mouth to mouth resuscitation method Lay the patient supine with his arms parallel with the body, if the patient is laying on an inclined plane, make sure that his stomach is slightly lower than his chest. Open the patient’s mouth and check that there are no extraneous bodies in his mouth (dentures, chewing–gum etc.), Kneel beside the patient level with his head.

  • Page 31: Safety Rules

    3.2 Safety Rules 3.2.1 General Rules • Before carrying out any installation, turn–up & commissioning, operation and maintenance operations carefully read the relevant Handbook and chapters. • Observe safety rules – When equipment is operating nobody is allowed to have access inside on the equipment parts which are protected with Cover Plate Shields removable with tools –...

  • Page 32: Labels Indicating Danger, Forbiddance, Command

    3.2.2 Labels Indicating Danger, Forbiddance, Command It is of utmost importance to follow the instructions printed on the labels affixed to the units and assemblies. The labels are fully compliant with International Norms ISO 3846–1984. The symbols or statements are enclosed in geometric shapes: ISO 3864–1984.

  • Page 33: Dangerous Electrical Voltages

    The symbols presented in para.3.2.3 through 3.2.7 are all the possible symbols that could be present on Alcatel equipment, but are not all necessarily present on the equipment this handbook refers to. 3.2.3 Dangerous Electrical Voltages 3.2.3.1 Labelling The following warning label is affixed next to dangerous voltages (>42.4 Vp; >60 Vdc).

  • Page 34: Harmful Optical Signals

    3.2.4 Harmful Optical Signals 3.2.4.1 Labelling If the assembly or unit is fitted with a LASER, the labels must comply with the IEC 60825–1 and –2 International Norms. The symbol indicates the presence of a LASER beam. Danger level is stated within a rectangular label: If the LASER is a Hazard Level 1, 1M product, the label depicting the symbol within a triangle is not compulsory.
  • Page 35 3.2.4.2 Optical safety: general rules On handling optical equipments or units or cables always check that laser labels are properly affixed and that the system complies with applicable optical standards. DANGER! Possibility of eyes damage: invisible infrared radiations emitted by the fiber optic transmitters can cause eyes damages.

  • Page 36: Risks Of Explosions

    3.2.5 Risks of Explosions 3.2.5.1 Labelling and safety instructions This risk is present when batteries are used, and it is signalled by the following label: Therefore, slits or apertures are made to let air circulate freely and allow dangerous gasses to downflow (battery–emitted hydrogen).

  • Page 37: Heat-Radiating Mechanical Parts

    3.2.7 Heat–radiating Mechanical Parts The presence of heat–radiating mechanical parts is indicated by the following warning label in compliancy with IEC 417 Norm, Fig.5041: As stated by IEC 950 Norm., para.1.4.7 mechanical parts which carry the above pictured label and that could inadvertently be touched, have a temperature T established by the following formula: )  (DT (T–T...

  • Page 38: Specific Safety Rules In This Handbook

    3.2.8 Specific safety rules in this handbook • The safety rules are specified in the following chapters: – Chapter 6 paragraph 6.1 on page 659 – Chapter 6 paragraph 6.5.2.1 on page 662 – Chapter 6 paragraph 6.6.1 on page 663 3AL 91669 AA AA...

  • Page 39: Other Norms And Labels

    4 OTHER NORMS AND LABELS 4.1 Electromagnetic Compatibility The equipment’s EMC norms depend on the type of installation being carried out (cable termination, grounding etc.,) and on the operating conditions (equipment, setting options of the electrical/electronic units, presence of dummy covers, etc.). •...

  • Page 40: General Norms - Turn-Up & Commissioning, Operation

    4.1.2 General Norms – Turn–up & Commissioning, Operation • Preset the electrical units as required to guarantee EMC compatibility • Check that the equipment is operating with all the shields properly positioned (dummy covers, ESD connector protections, etc.) • To properly use EMC compatible equipment observe the information given 4.1.3 General Norms –...

  • Page 41: Electrostatic Dischargers (Esd)

    4.2 Electrostatic Dischargers (ESD) Before removing the ESD protections from the monitors, connectors etc., observe the precautionary measures stated. Make sure that the ESD protections have been replaced and after having terminated the maintenance and monitoring operations. Most electronic devices are sensitive to electrostatic dischargers, to this concern the following warning labels have been affixed: Observe the precautionary measures stated when having to touch the electronic parts during the installation/maintenance phases.

  • Page 42: Suggestions, Notes And Cautions

    4.3 Suggestions, notes and cautions Suggestions and special notes are marked by the following symbol: Suggestion or note..Cautions to avoid possible equipment damage are marked by the following symbol: TITLE... (caution to avoid equipment damage) statement..4.4 Labels affixed to the Equipment This chapter indicates the positions and the information contained on the identification and serial labels affixed to the equipment.

  • Page 43: Figure 1. Subrack Label

    NOTE : The above reference numbers are detailed on Table 12. on page 40 Figure 1. Subrack label 3AL 91669 AA AA...

  • Page 44: Figure 2. Subrack Label

    NOTE : The above reference numbers are detailed on Table 12. on page 40 Figure 2. Subrack label 3AL 91669 AA AA...

  • Page 45: Figure 3. Subrack Label

    NB.1 NB.1 = The label is present on the support side NOTE : The above reference numbers are detailed on Table 12. on page 40 Figure 3. Subrack label 3AL 91669 AA AA...

  • Page 46: Figure 4. Labels On Units With Standard Cover Plate

    NOTE : The above reference numbers are detailed on Table 12. on page 40 Figure 4. Labels on units with standard cover plate 3AL 91669 AA AA...

  • Page 47: Figure 5. Modules Label

    NOTE : The above reference numbers are detailed on Table 12. on page 40 Figure 5. Modules label 3AL 91669 AA AA...

  • Page 48: Figure 6. Internal Label For Printed Board Assembly

    NB.1 NB.1 = The label is present on the p.c.s. component side NOTE : The above reference numbers are detailed on Table 12. on page 40 Figure 6. Internal label for Printed Board Assembly 3AL 91669 AA AA...

  • Page 49: Figure 7. Back Panels Internal Label

    NB.1 NB. 1 = The label is present on p.c.s. components side or rear side on the empty spaces. NOTE : The above reference numbers are detailed on Table 12. on page 40 Figure 7. Back panels internal label 3AL 91669 AA AA...

  • Page 50: Figure 8. Label Specifying Item Not On Catalogue (P/N. And Serial Number)

    (format 128; Module = 0,166; EN 799; Subset B/C) Figure 8. Label specifying item not on catalogue (P/N. and serial number) ANV ITEM PART NUMBER + space + ICS ALCATEL FACTORY PART NUMBER + SPACE + CS ANV ITEM PART NUMBER + ICS BAR CODE (format ALFA 39 (+ * start, stop);...

  • Page 51: Figure 10. Item Identification Labels - Item On Catalog

    FREQUENCY ACRONYM (Optional) ANV ITEM PART NUMBER Figure 10. Item identification labels – item on catalog EQUIPMENT NAME Figure 11. Label identifying the equipment (example) 3AL 91669 AA AA...
  • Page 52 3AL 91669 AA AA...

  • Page 53: List Of Abbreviations

    5 LIST OF ABBREVIATIONS Table 13. List of Abbreviations ABBREVIATION MEANING ABIL Enabling Abnormal Add/Drop Multiplexer Alarm indication Signal Automatic Laser Shutdown Avalanche Photodiode Automatic Protection Switching Alarm on both station batteries ANSI American National Standards International ASIC Application Specific Integrated Circuit Asynchronous Transfer Module ATTD Attended (alarm storing)
  • Page 54 ABBREVIATION MEANING COAX Coaxial Incoming parallel contacts Outgoing parallel contacts Central Processing Unit (referred to Controller equipment unit or Microprocessor) C12/C3/C4 1st, 3rd and 4th level container Direct Current Data Communication Channel Data Circuit Terminating Equipment DPLL Digital Phase Locked Loop Data Terminal Equipment European Broadcasting Union Equipment Controller...
  • Page 55 ABBREVIATION MEANING HDB3 High Density Bipolar Code HIGHREFL High Optical reflections High Order Adaptation High Order Interface High order Path Connection Higher Order Path Termination HPOM High order Path Overhead Monitoring HSUT High order Supervisory Unequipped Termination Hardware Item Change Status Identification signals International Electrotechnical Committee IEEE...
  • Page 56 ABBREVIATION MEANING Lower order path connection LPOM Lower Order Path Monitoring Lower order path termination or Loopback equipment side (local) LSUT Lower order Supervisory Unequipped Termination Tagblock or Alarm storing Message Communication Function Multi Longitudinal mode Multiplex section adaptation MSOH Multiplex Section Overhead Multiplex section protection Multiplex section termination...
  • Page 57 ABBREVIATION MEANING PRBS Pseudo Random Binary Signal PR_EA Packet Ring Edge Aggregator PWALM Power supply alarm PWANDOR ANDOR/3 failure TMN Interface with B2 protocol. Interface towards plesiochro- Q2/QB2 nous equipment Q3/QB3 TMN Interface with B3 protocol. Interface towards TMN Reset command /General alarm Remote Alarm Indication RECC Recommendation...
  • Page 58 ABBREVIATION MEANING Serial/Parallel Converter Synchronous Physical Interface Server Signal Fail Squelch STM–0/STM–1 Synchronous Transport Module, levels 0 etc. Software TANC Remote alarm due to failure of all power supply units Layout drawing Trace Identifier Mismatch Telecommunication Management Network Remote alarm indicating loss of one of the station batteries TORC Remote alarm due to a faulty/missing power supply unit Trail Signal Degrade...

  • Page 59: General On Alcatel Customer Documentation

    6 GENERAL ON ALCATEL CUSTOMER DOCUMENTATION 6.1 Products, product-releases, versions and Customer Documentation A ”product” is defined by the network hierarchical level where it can be inserted and by the whole of performance and services for which it is meant.

  • Page 60: Handbook Updating

    6.4 Handbook Updating The handbooks associated to the ”product–release” are listed in para.1.3 on page 18. Each handbook is identified by: – the name of the ”product-release” (and ”version” when the handbook is applicable to the versions starting from it, but not to the previous ones), –...

  • Page 61: Customer Documentation On Cd-Rom

    CD–ROMs for Network Management products do not contain: • the Installation Guides • the documentation of system optional features that Customers could not buy from Alcatel together with the main applicative SW. – CD–ROMs for Network Elements products do not contain: •...

  • Page 62: Use Of The Cd-Rom

    Whenever a new edition of any of such handbooks/documents is released in the Alcatel archive system, a check in the Alcatel–Information–System is made to identify the list of CD–ROMs that must be updated to include the new editions of these handbooks/documents.

  • Page 63: Descriptions

    DESCRIPTIONS 3AL 91669 AA AA...
  • Page 64 3AL 91669 AA AA...

  • Page 65: General

    OC3 Electrical/Optical – A mixing of SDH and Data Services is possible by inserting the 4xANY board in the 1660SM subrack. It allows to multiplex in the time domain up to 4 client signals into one single 2.5Gb/s optical channel (server signal).
  • Page 66 1660SM equipped with ISA plug–in cards give telecom operators a new generation modular platform for multi–service SDH transport and further strengthen Alcatel’s leading position in the supply of optical multi–technology transmission networks.
  • Page 67 When 1660SM is used as Add/Drop Multiplexer , mixed STM–N ports can be used in the same configuration thus allowing to manage in the same equipment and at the same time STM–1 , STM–4, STM–16 and STM–64 rings (multiring).
  • Page 68 The system can be managed either by a Personal Computer through the F interface or by a Network Management System through the Q interface. Moreover, the 1660SM can work as a Mediation Device for Alcatel NE accessible through Q2/RQ2 interface. In this way, it can be possible to transport information about alarms and configurations of PDH and/or Access Systems to/from a centralized TMN using the standard SDH DCC network.

  • Page 69: Figure 12. Example Of Sdh/Data/Cwdm Integration In "Metro Area

    Link: up to 100 Km Metro Access Ring Core Metro G OMSN OMSN 2.5/nx2.5G CWDM Metro network VC–4/3/12 OMSN CWDM PACKET 2.5/nx2.5G CWDM VC–4/3/12 network PACKET Metro Core Metro Edge SDH@STM–16 Ring/Mesh CWDM Ring (up to 100–X Km) 1–N x STM–16 E1/DS1 1–N x STM–16 E3/DS3...

  • Page 70: Figure 13. Example Of Atm Transport Management

    Ì Ì Ì Ì Ì Ì Ì Ì Ì Ì Ì Ì Ì Ì Ì Ì Ì Ì Ì Ì Ñ Ñ Ó Ì Ì Ì Ì Ñ Ñ Ñ Ñ Ó Ó Ì Ì Ì Ì Ì Ì Ì Ì Ì...

  • Page 71: Figure 14. Isa-Pr Deployment Scenario

    Legend : 1660SM with ISA –PR – Ethernet/IP Customer Switch/Router Core Hand –off of aggregated packet Hand –off of aggregated packet L3 Router traffic to core network traffic to core network 1640FOX Overlay MPLS Packet Ring Overlay MPLS Packet Ring created over VC –4–Xv...

  • Page 72: Figure 15. Ethernet Service Application

    Figure 15. Ethernet service application 3AL 91669 AA AA...

  • Page 73: Insertion Of The Equipment Into The Network

    Alcatel Optinex family product, compliant with the SDH Synchronous Digital Hierarchy defined by the ITU–T Recs. The equipment 1660SM can be utilized in local, regional and metropolitan networks configured for standard plesiochronous or synchronous systems. The product can be suitably employed on linear, ring and hub networks and on protected or unprotected line links.

  • Page 74: Application

    • ”HUB” STM–N (see Figure 18. ) The NE permits to drop/insert STM–N tributaries into a multiple stream and then branch them off in HUB structures. SDH PORT SDH PORT SDH PORT SDH PORT (SPARE) (SPARE) SDH PORT Figure 18. ”HUB” STM–1 •...

  • Page 75: Figure 20. Linear Drop-Insert

    • Linear Drop–insert (see Figure 20. ) The NE can be programmed to drop (insert) PDH and SDH ports from (into) the STM–N (with N=1÷64 ) stream or terminate PDH ports SDH PORT SDH PORT SDH PORT SPARE SPARE SPARE PDH PORTS PDH PORTS SDH AND PDH...

  • Page 76: Figure 22. Meshed Topology

    • Meshed Topology (see Figure 22. on page 74) The Meshed topology may be used in case of collection of traffic in peripheral nodes or customer premises sites. 1+1 line protection may be used to protect against line failure and, in some cases, node failure could be protected using dual hub topology too.

  • Page 77: Sdh / Cwdm Integration In "Ring" Network

    1.2.3 SDH / CWDM integration in “ring” network NOTE: in this paragraph and in the following 1.2.4 on page 79 , 1660SM equipped with Coarse WDM units will be called 1660OADM. • COADM 1 (2) channel; • MUX/DEMUX 8 channels.

  • Page 78: Figure 24. Sdh/Cwdm Integration In "Ring" With Coadm Unit: Detailed View

    In Figure 23. the representation of a ’ring’ network using COADM as ring interface is provided; while in Figure 24. the functional parts related to each node of the ring are detailed. Figure 24. SDH/CWDM integration in “ring” with COADM unit: detailed view In the showed example, ’added/dropped’...

  • Page 79: Figure 25. Sdh/Cwdm Integration In "Ring" With Mux/Demux Unit

    Figure 25. SDH/CWDM integration in “ring” with MUX/DEMUX unit Up to 8 channels may be added/dropped at a node of the ring, according to the amount of traffic to be terminated; while wavelengths not terminated at a node, are by–passed, from one side to the opposite one of the node (W to E, E to W) through a specific link (at channel level) between MUX/DEMUX units.

  • Page 80: Figure 26. Sdh/Cwdm Integration In "Ring" With Mux/Demux Unit: Detailed View

    Figure 26. SDH/CWDM integration in “ring” with MUX/DEMUX unit: detailed view In the showed example, 4 wavelengths ( λ , λ , λ , λ , ) are ’added/dropped’ at a generic node, then terminated by STM16 ’CWDM’ interfaces operating in compliance with the ITU–T grid. As for previous COADM application, traffic streams terminated are cross–connected at SDH level and made available to the relevant ’client’...

  • Page 81: Sdh / Cwdm Integration In "Linear" Network

    1 or 2 wavelengths. Figure 27. SDH/CWDM integration in “linear” network Figure 27. shows a ’linear’ network application for 1660SM. In Figure 28. a detailed vision of a node in this kind of network is also provided; wavelength multi/ demultiplexing is supposed to be performed by MUX/DEMUX unit.

  • Page 82: Figure 29. Sdh/Cwdm Integration In "Linear" Network (Coadm Unit): Detailed View

    In Figure 8, the possible use of an COADM unit for wavelength multi/demultiplexing is considered; for this functionality, COADM ’pass–through’ link is not used. Figure 29. SDH/CWDM integration in “linear” network (COADM unit): detailed view 3AL 91669 AA AA...

  • Page 83: Network Protection

    1.2.5 Network protection The relationship between the network application with their own protection and the configuration modes is summed up in Table 14. on page 81. Table 14. Network application versus configuration modes NE Configuration Network Protection Network Protection Network application Network application Scheme Point to Point...
  • Page 84 3AL 91669 AA AA...

  • Page 85: Physical Configuration

    The Equipment Shelf front view is illustrated in Figure 30. on page 84. 1660SM is composed of one shelf containing 21 slots in the access area and 20 slots in the basic area. The two areas are located on different “lines” inside the shelf.

  • Page 86: Equipment Front View

    2.1 Equipment front view 2.1.1 1660SM Shelf “without fans” front view (SR60M) 9 10 12 13 14 15 16 17 18 19 20 21 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 W = mm width Figure 30.

  • Page 87: 1660Sm Shelf "With Fans" Front View

    12 13 14 15 16 17 18 19 20 21 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 FILTER W = mm width Figure 32. 1660SM units positioning in 1660 subrack with fans 3AL 91669 AA AA...

  • Page 88: Part List

    2.2 Part list In the tables of the following paragraphs are listed, named and coded the items and units making up the Equipment Shelf (see para. 2.2.1 on page 87) and Fans subrack (see para 2.2.2 on page 103). Furthermore, for any item the position and the maximum quantity that can be allocated inside the subracks are indicated too.

  • Page 89: Equipment Shelf Part List

    Table 15. Main part list ANV Part Number Max. NAME ACRONYM SLOT NOTES (Factory Part Number) 1660SM MECHANICAL STRUCTURE “without” integrated Fans subrack (SR60M) 3AL 78834 AA–– Refer to 1660SM SHELF – Figure 30. (593.155.059E) Made up of: 3AL 79157 AA––...
  • Page 90 ANV Part Number Max. NAME ACRONYM SLOT NOTES (Factory Part Number) HIGH SPEED PORTS : OC3 (SONET) 4 x OC3 AU3/TU3 CONV. 3AL 81736 AA–– P4OC3 24 to 39 PORT (474.156.186 U) 4 x ANY CONCENTRATOR 25+26 28+29 3AL 81635 AA–– 34+35 4 x ANY HOST C 4XANYC...
  • Page 91 ANV Part Number Max. NAME ACRONYM SLOT NOTES (Factory Part Number) HIGH SPEED PORTS : STM–16 (SDH) 3AL 78894 CA–– S–16.1 PORT FC/PC/16C S–16.1ND (411.101.308 R) 3AL 78895 CA–– S–16.1 PORT SC /16C S–16.1ND (411.101.309 J) 3AL 78896 CA–– 25+26 L–16.1 PORT FC/PC/16C L–16.1ND (411.101.310 E)
  • Page 92 ANV Part Number Max. NAME ACRONYM (Factory Part Num- SLOT NOTES ber) STM16 195.7 PORT 6400 3AL 79187 BA–– L–16.2ND SC/PC/16C (411.101.320 G) STM16 195.5 PORT 6400 3AL 79187 BB–– L–16.2ND SC/PC/16C (411.101.321 V) STM16 195.3 PORT 6400 3AL 79187 BC–– L–16.2ND SC/PC/16C (411.101.322 W)
  • Page 93 ANV Part Number Max. NAME ACRONYM (Factory Part Num- SLOT NOTES ber) STM16 195.7 PORT 12800 3AL 79188 BA–– L–16.2ND SC/PC/16C (411.101.336 U) STM16 195.5 PORT 12800 3AL 79188 BB–– L–16.2ND SC/PC/16C (411.101.337V) STM16 195.3 PORT 12800 3AL 79188 BC–– L–16.2ND SC/PC/16C (411.101.338 E)
  • Page 94 ANV Part Number Max. (Factory Part Num- NAME ACRONYM SLOT NOTES ber) ISA – ETHERNET PORT 3AL 80407 AA–– ETHERNET PORT ETH–MB 24 to 39 (474.156.038 A) 3AL 80702 AB–– GIGABIT ETHERNET PORT/2 GETH–MB 24 to 39 ––.––.–– ISA – ATM PARTS 3AL 79093 AA––...
  • Page 95 ANV Part Number Max. NAME ACRONYM SLOT NOTES (Factory Part Number) LS (LOW SPEED) ACCESS CARDS 21x2 MBIT/S PROT. 75 OHM 3AL78831AA–– A21E1 1.0/2.3 (474.156.323C) 3AL78832AA–– 1 to 9, 21x2 MBIT/S PROT. 120 OHM A21E1 (474.156.324D) 13 to 21 13 to 21 21x2 MBIT/S PROT.
  • Page 96 ANV Part Number Max. NAME ACRONYM SLOT NOTES (Factory Part Number) CONTROL AND GENERAL INTERFACE CONTROL AND GENERAL CONGI 3AL78830AD–– 10, 12 INTERFACE SERVICE 3AL78817AA–– SERVICES I/F SERVICE (411.100.704R) BOOSTER AND PREAMPLIFIER OMSN BOOSTER +10dBm 3AL 78962 AA–– BST10 (411.100.902 G) FC/PC OMSN BOOSTER +10dBm 3AL 78962 BA––...
  • Page 97 ANV Part Number Max. NAME ACRONYM SLOT NOTES (Factory Part Number) CWDM CONNECTION MODULES 3AL 81344 AA–– COADM 1 CH (1470) COADM1 (411.102.513P) 3AL 81344 AB–– COADM 1 CH (1490) COADM1 (411.102.542 U) 3AL 81344 AC–– COADM 1 CH (1510) COADM1 (411.102.543 V) 3AL 81344 AD––...
  • Page 98 ANV Part Number Max. NAME ACRONYM SLOT NOTES (Factory Part Number) STM–1 MODULES 3AL78815AA–– S–1.1 OPT. INTERF. FC/PC IS–1.1 (474.166.420 C) 3AL 78815 AB–– S–1.1 OPT. INTERF. SC/PC IS–1.1 (474.166.424 U) 3AL78838AA–– L–1.1 OPT. INTERF. FC/PC IL–1.1 (474.156.326 F) 55,56 55,56 3AL 78838 AB––...
  • Page 99 ANV Part Number Max. NAME ACRONYM SLOT NOTES (Factory Part Number) 4xANY MODULES 4 X ANY HS PLUG–IN 1310 3AL 81616 AA–– Refer to OH–I (OH–I) (474.156.178 K) Figure 54. 4 X ANY LS PLUG–IN 1310 3AL 81617 AA–– Refer to OL–IN (OL–I) (474.156.179 L)
  • Page 100 ANV Part Number Max. NAME ACRONYM SLOT NOTES (Factory Part Number) ETHERNET “SFP” OPTICAL MODULES OPTO TRX 1.25GBE SFP 1AB 18728 0001 –– 1000B–LX OPTO TRX 1.25GBE SFP 1AB 18728 0002 –– 1000B 1000B–SX OPTO TRX 1.25GBE SFP 1AB 18728 0028 ––...
  • Page 101 ANV Part Number Max. NAME ACRONYM SLOT NOTES (Factory Part Number) CWDM “SFP” OPTICAL MODULES (Colored) CWDM 1470 NM SS–162C 1AB 19634 0001 PIN PLUGIN CWDM 1490 NM SS–162C 1AB 19634 0002 PIN PLUGIN CWDM 1510 NM SS–162C 1AB 19634 0003 PIN PLUGIN CWDM 1530 NM SS–162C...
  • Page 102 ANV Part Number Max. NAME ACRONYM SLOT NOTES (Factory Part Number) CONTROLLER 3AL78836AB–– EQUICO E PQ2/EQC (411.102.506 Z) MATRIX 3AL81072 AA–– MATRIX ENHANCED MATRIXE 23,40 (411.102.032 Q) FLASH CARD FLASH CARD 256 MB 1AB 17634 0002 MEM–DEV –– –––– –20/85° C 3AL 91669 AA AA...

  • Page 103: Table 16. Accessories List

    DUMMY PLATE W35 –– –– (299.701.591 N) 1AF00398AA–– TELEPHONE HANDSET –– –– (013.200.016A) 3AL91653AA–– INST. KIT X 1660SM R5 –– –– ––.––.–– 3CA 08540 AA–– 19” / 21” ADAPTER KIT –– –– (299.701.597 L) CAPS ESD COMMON PART 3AL 79266 AA––...
  • Page 104 ANV Part Number Max. NAME ACRONYM SLOT NOTES (Factory Part Number) KIT SM/MM 62.5 um 3AL 81466 AA–– –– –– PATCH CORD (299.701.2378B) 120 OHM NEW 3AL80834 AA–– –– –– CONNECTOR KIT (299.701.066 S) 1.0/2.3 COAXIAL 1AB061220003 –– –– CONNECTOR (3mm) (040.144.001N) MALE CONNECTOR 1.0/2.3 1AB 00972 0049...

  • Page 105: Fans Subrack 19" Part List

    2.2.2 Fans Subrack 19” part list Table 17. Fans Subrack 19” part list ANV Part Number Max. NAME ACRONYM SLOT NOTES (Factory Part Number) MECHANICAL STRUCTURE 3AL79773AA–– FANS SHELF 19” SRFAN – (593.153.008 A) ACCESSORIES FAN UNIT FOR FAN SHELF 3AL 79772 AA––...

  • Page 106: Explanatory Notes

    2.2.3 Explanatory notes Table 18. Explanatory notes Note Explanation The subrack must be install in the Rack together with the FANS SHELF 19” and the relevant fans units. It is the main shelf of the equipment, also with the back panel Mandatory unit.
  • Page 107 Note Explanation The board is used to interconnect distances less than approximately 2Km (intra–office applica- tion) The unit is one slot wide and must be equipped with SFP optical module. Refer to Figure 78. on page 168 for relationship between SFP modules and relevant Housing board. Port used as input for the WDM equipment (blue band) Port used as input for the WDM equipment (red band) The unit is two slot wide.
  • Page 108 Note Explanation The unit can be equipped with one 1.25 Gbit/s Modules (Refer to Figure 78. on page 168 for relationship between SFP modules and relevant Housing board). This module is not operative in current release. The board must be equipped with SFP optical module “colored” (1470 – 1610 nm) or “Black and White”.
  • Page 109 Note Explanation Up to 2 of these modules are inserted on the following cards : P4E4N, P4S1N and A2S1 to real- ize optical connections for a maximum of 2 STM–1 channels. Only one of these modules can be inserted in the ATM matrix 4X4. With the MM1 module must be ordered also the specific patch cord in order to reach the multi- mode charachteistics (50um patch cord or 62 um patch cord).
  • Page 110 Details concerning the software P/N are given in the Operator’s Handbook. The subrack (with relevant fans units and filter) must be install in the Rack together with the 1660SM SUBRACK “SR60M” Can be used as alternative to the “Dust filter for fan shelf 19”; It doesn’t require maintenance.

  • Page 111: Relationship Between Port Card And Access Card

    2.3 Relationship between Port Card and Access Card Table 19. Relationship between P63E1, P63E1N–M4 (63 X 2 Mbit/s unit) port card and A21E1 access card Port Card acronym Port Card Slot Access Card acronym Access Card Slot A21E1 1 (CH. 1–21) A21E1 2 (CH.

  • Page 112: Table 20. Relationship Between P3E3T3 (3X34/45 Mbit/S Switchable Unit) Port Card And A3E3 Access Card (3X34 Mbit/S)

    Table 20. Relationship between P3E3T3 (3X34/45 Mbit/s Switchable unit) port card and A3E3 access card (3X34 Mbit/s) Port Card acronym Port Card Slot Access Card acronym Access Card Slot P3E3T3 A3E3 2 (CH. 1–3) P3E3T3 A3E3 3 (CH. 1–3) P3E3T3 A3E3 4 (CH.

  • Page 113: Table 21. Relationship Between P3E3T3 (3X34/45 Mbit/S Switchable Unit) Port Card And A3T3 Access Card (3X45 Mbit/S)

    Table 21. Relationship between P3E3T3 (3X34/45 Mbit/s Switchable unit) port card and A3T3 access card (3X45 Mbit/s) Port Card acronym Port Card Slot Access Card acronym Access Card Slot P3E3T3 A3T3 2 (CH. 1–3) P3E3T3 A3T3 3 (CH. 1–3) P3E3T3 A3T3 4 (CH.

  • Page 114: Table 22. Relationship Between P4S1N, P4E4N, P4Oc3 Port Card And A2S1 Access Card

    Table 22. Relationship between P4S1N, P4E4N, P4OC3 port card and A2S1 access card Port Card acronym Port Card Slot Access Card acronym Access Card Slot P4E4N, P4S1N, P4OC3 A2S1 2 (CH. 3–4) (CH. 1–2) P4E4N, P4S1N, P4OC3 A2S1 3 (CH. 3–4) (CH.

  • Page 115: Table 23. Relationship Between P16S1-4E Port Card And A12Os1E Access Card

    Table 23. Relationship between P16S1–4E port card and A12OS1E access card Port Card acronym Port Card Slot Access Card acronym Access Card Slot P16S1–4E A12OS1E (CH. 1–4) (CH. 5 –16) P16S1–4E A12OS1E (CH. 1–4) (CH. 5 –16) P16S1–4E A12OS1E (CH. 1–4) (CH.

  • Page 116: Table 24. Relationship Between P16S1-4E Port Card And A12Os1Se Access Card

    Table 24. Relationship between P16S1–4E port card and A12OS1SE access card Port Card acronym Port Card Slot Access Card acronym Access Card Slot P16S1–4E A12OS1SE (CH. 1–4) (CH. 5 –16) P16S1–4E A12OS1SE (CH. 1–4) (CH. 5 –16) P16S1–4E A12OS1SE (CH. 1–4) (CH.

  • Page 117: Table 25. Relationship Between P16S1-4E Port Card And A16Es1E Access Card

    Table 25. Relationship between P16S1–4E port card and A16ES1E access card Port Card acronym Port Card Slot Access Card acronym Access Card Slot P16S1–4E A16ES1E 2 (CH. 1 – 16) P16S1–4E A16ES1E 3 (CH. 1 – 16) P16S1–4E A16ES1E 4 (CH. 1 – 16) P16S1–4E A16ES1E 5 (CH.

  • Page 118: Table 26. Relationship Between P4Es1N (4Xstm-1 Electrical) Port Card And A4Es1 Access Card

    Table 26. Relationship between P4ES1N (4xSTM–1 Electrical) port card and A4ES1 access card. Port Card acronym Port Card Slot Access Card acronym Access Card Slot P4ES1N A4ES1 2 (CH. 1 to 4) P4ES1N A4ES1 3 (CH. 1 to 4) P4ES1N A4ES1 4 (CH.

  • Page 119: Table 27. Relationship Between Eth-Mb (11X10/100 Mb/S Ethernet) Port Card And Eth-Atx Access Card

    Table 27. Relationship between ETH–MB (11x10/100 Mb/s Ethernet) port card and ETH–ATX access card. Port Card acronym Port Card Slot Access Card acronym Access Card Slot ETH–MB (CH. 1 to 11) ETH–ATX 2 (CH. 12 to 25) ETH–MB (CH. 1 to 11) ETH–ATX 3 (CH.

  • Page 120: Table 28. Relationship Between Eth-Mb (10/100Mb) Port Card And Geth-Ag (1.25 Gb/S) Access Card

    Table 28. Relationship between ETH–MB (10/100Mb) port card and GETH–AG (1.25 Gb/s) access card. Port Card acronym Port Card Slot Access Card acronym Access Card Slot (N.B.) ETH–MB GETH–AG (10/100 Mb CH.1 to 11) (Gigabit CH. 1 and 2) ETH–MB GETH–AG (10/100 Mb CH.1 to 11) (Gigabit CH.

  • Page 121: Table 29. Relationship Between Isa Es-16 Port Card And And Eth-Atx Access Card

    Table 29. Relationship between ISA ES–16 port card and and ETH–ATX access card. Port Card acronym Port Card Slot Access Card acronym Access Card Slot ISA ES–16 ETH–ATX ISA ES–16 ETH–ATX ISA ES–16 ETH–ATX ISA ES–16 ETH–ATX ISA ES–16 ETH–ATX ISA ES–16 ETH–ATX ISA ES–16...

  • Page 122: Table 30. Relationship Between Isa Es-16 Port Card And And Geth-Ag Access Card

    Table 30. Relationship between ISA ES–16 port card and and GETH–AG access card. Port Card acronym Port Card Slot Access Card acronym Access Card Slot ISA ES–16 GETH–AG ISA ES–16 GETH–AG ISA ES–16 GETH–AG ISA ES–16 GETH–AG ISA ES–16 GETH–AG ISA ES–16 GETH–AG ISA ES–16...

  • Page 123: Table 31. Relationship Between Isa-Pr Port Card And 16Fea-Pr Or 2Gba-Pr Access Cards

    Table 31. Relationship between ISA–PR port card and 16FEA–PR or 2GBA–PR access cards. Port Card acro- Port Card Slot Access Card Access Card Slot acronym ISA–PR 25–26 16FEA–PR or 2 –3 left 2GBA–PR 3 – 4 middle 4 – 5 right ISA–PR 26–27...

  • Page 124: Units Front View

    2.4 Units front view The following paragraph show the access points (LEDs, switches etc.) present on each unit together with legenda and meaning. More in detail: Paragraph 2.4.1 on page 123 shows the Port cards front view Paragraph 2.4.2 on page 149 shows the Access cards front view Paragraph 2.4.3 on page 172 shows the Fans subrack cover front view 3AL 91669 AA AA...

  • Page 125: Port Cards Front View

    2.4.1 Port cards front view ACRONYM SLOTS P63E1 24,27,30,32,33,36,39 P63E1N–M4 24,27,30,32,33,36,39 P3E3T3 24 to 39 P4ES1N 24 to 39 LEGENDA Multicolor LED: Red led – local unit alarm Green led – in service unit Orange led –unit in Stand–by (EPS schema) Figure 33.

  • Page 126: Figure 34. 4 X Stm-1, 4 X Oc3 Port : Front View

    ACRONYM SLOTS 24 to 39 P4S1N P4E4N 24 to 39 P4OC3 24 to 39 Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ Ñ...

  • Page 127: Figure 35. 16Xstm-1 - 4Xstm-4 Port Front View

    ACRONYM SLOTS P16S1–4E 24 to 39 OUTPUT INPUT LEGENDA (1 to 4): are cavity for STM–1 / STM–4 SFP optical modules (Refer to Figure 78. on page 168) (5): Laser restart key Bicolor LED: Red led – Local unit alarm Green led –...

  • Page 128: Figure 36. Stm-4 Optical Port Front View

    FC/PC SC/PC ACRONYM SLOTS S–4.1N 24 to 39 L–4.1N 24 to 39 L–4.2N 24 to 39 INPUT INPUT OUTPUT OUTPUT LEGENDA (1) Laser restart Key (2) Channel #1 (3) Bicolor LED: Red led – Local unit alarm Green led – in service unit Figure 36.

  • Page 129: Figure 37. 4 X Stm-4 Port Card - Front View

    ACRONYM SLOTS P4S4N 25–26 28–29 34–35 37–38 LEGENDA: (1) Channel # 1 (see NOTE) (2) Channel # 2 (see NOTE) (3) Bicolor LED: Red led – local unit alarm Green led – in service unit NOTE: the unit can be equipped with optical modules (see Figure 76. on page 166). Figure 37.

  • Page 130: Figure 38. Stm-16 Optical Front View

    FC/PC SC/PC ACRONYM SLOTS 25+26 28+29 S–16.1ND 34+35 37+38 25+26 28+29 L–16.1ND 34+35 37+38 INPUT 25+26 28+29 OUTPUT L–16.2ND 34+35 37+38 INPUT OUTPUT LEGENDA (1) Laser restart Key (2) Channel #1 (3) Bicolor LED: Red led – Local unit alarm Green led –...

  • Page 131: Figure 39. I-16 Port Sff (Intra-Office)

    ACRONYM SLOTS 25+26 28+29 I –16.1ND 34+35 37+38 OUTPUT INPUT LEGENDA (1) Laser restart Key (2) Channel #1 (3) Bicolor LED: Red led – Local unit alarm Green led – in service unit Figure 39. I–16 PORT SFF (intra–office) 3AL 91669 AA AA...

  • Page 132: Figure 40. Stm-16 Sfp Slim Port Optical Front View

    ACRONYM SLOTS O–16ES 24 to 39 OUTPUT INPUT Note: the cavities must be equipped with SFP modules (refer to Figure 78. on page 168) LEGENDA (1) Laser restart Key (2) Optical Channel (3) Bicolor LED: Red led – Local unit alarm Green led –...

  • Page 133: Figure 41. Atm 4X4 And Atm 4X4V2 Card - Front View

    ATM4X4V2 ATM4X4 ATM4X4D3 ACRONYM SLOTS ATM4X4 ATM4X4V2 24–39 ATM4X4D3 LEGENDA Reset command Key Channel #1 (N.B.) Red LED – Urgent Alarm (Critical or Major) Red LED – Not Urgent alarm (Minor) Yellow LED – Alarm storing (Attended) Yellow LED – Abnormal condition Yellow LED –...

  • Page 134: Figure 42. Atm 8X8 Card - Front View

    ACRONYM SLOTS ATM8x8 24 – 38 LEGENDA Reset command Key Red LED – Urgent Alarm (Critical or Major) Red LED – Not Urgent alarm (Minor) Yellow LED – Alarm storing (Attended) Yellow LED – Abnormal condition Yellow LED – Indicative Alarm (Warning) Lamp test push–button Factory use only Multicolor LED:...

  • Page 135: Figure 43. Stm-64 Optical Port Front View

    ACRONYM SLOTS S–642E I–641E 24 to 39 L–642E INPUT OUTPUT LEGENDA (1) Laser restart Key (2) Channel #1 (3) Bicolor LED: Red led – Local unit alarm Green led – in service unit Figure 43. STM–64 optical port front view 3AL 91669 AA AA...

  • Page 136: Figure 44. Isa - Ethernet Port Front View

    ACRONYM SLOTS ETH–MB 24 to 39 (10) (11) (12) Not used LEGENDA (1) to (11) Ethernet Channels (13) (13) Bicolor LED Red led – Local unit alarm Green led – in service unit Figure 44. ISA – Ethernet port front view 3AL 91669 AA AA...

  • Page 137: Figure 45. Isa- Gigabit Ethernet Board

    ACRONYM SLOTS GETH–MB 24 to 39 OUTPUT INPUT LEGENDA (1) to (4) are Gigabit Ethernet channels Note: the cavities must be equipped with Ethernet Optical Modules (refer to Figure 78. on page 168) (6): Factory use only Bicolor LED: Red led – Local unit alarm Green led –...

  • Page 138: Figure 46. Isa - Es4-8Fe Port Front View

    ACRONYM SLOTS ES4–8FE 24 to 39 (11) OUTPUT (10) INPUT Note: the cavities must be equipped with Figure 78. on page 168) SFP modules (refer to LEGENDA (1) to (8) 10/100 Ethernet channels Gigabit Ethernet channel SFP (12) (10) Factory use only (11) Microprocessor restart Key (12) Bicolor LED:...

  • Page 139: Figure 47. Isa - Es1-8Fe Port Front View

    ACRONYM SLOTS ES1–8FE 24 to 39 RJ45 connectors LEGENDA (1) to (8) Ethernet channels (10) Channel status indicators: yellow : active channel (11) yellow blinking: channel with traffic (10) Not used (11) Microprocessor restart Key (12) (12) Bicolor LED: Red led – Local unit alarm Green led –...

  • Page 140: Figure 48. Isa Es-8Fx Front View

    ACRONYM SLOTS ES1–8FX 24 to 39 OUTPUT INPUT LEGENDA (1): Reset button (2 to 9): are cavity for Fast Ethernet optical SFP modules (Refer to Figure 78. on page 168) (10) (10) Bicolor LED: Red led – Local unit alarm Green led –...

  • Page 141: Figure 49. Isa Es-16 Front View

    ACRONYM SLOTS ISA–ES16 24 to 39 LEGENDA (1) Microprocessor reset key Red LED – Urgent Alarm (Major) RS232 not used in current release Yellow LED – Not Urgent alarm (Minor) Microprocessor bicolor LED LED indicating the Ethernet port status (factory use only) (6) Ethernet debugger port (factory use only) (7) RS232 port (factory use only) Bicolor LED:...

  • Page 142: Figure 50. Isa- Pre_Ea Matrix 4X Ethernet

    ACRONYM SLOTS PREA4ETH 24 to 39 EthPort63 EthPort62 RJ45 connectors EthPort61 LEGENDA EthPort60 (1) Factory use only (2) Microprocessor restart Key (3) Not used (4) to (7) Ethernet cahnnels (8) Bicolor LED Red led – Local unit alarm Green led – in service unit Figure 50.

  • Page 143: Figure 51. Isa- Pre_Ea Matrix 1 X Gb-Eth

    ACRONYM SLOTS PREA1GBE 24 to 39 LEGENDA (1) Factoy use only (2) Microprocessor restart Key (3) Not used The slot can be equipped with SFP Gigabit Ethernet optical module, see Figure 78. on page 168 Bicolor LED Red led – Local unit alarm Green led –...

  • Page 144: Figure 52. Isa- Pr Matrix 4X4Stm4 Plug-In

    ACRONYM SLOTS OUTPUT ISA–PR 25 to 38 INPUT LEGENDA (1) to (4) SFP optical connections for STM4 SDH ring interface. From top to bottom W1, W2 for West ring interface, E1, E2 for East ring interface. Note: the cavities must be equipped with STM4 optical modules (refer to Figure 78.

  • Page 145: Figure 53. Cowla2 Front View

    ACRONYM SLOTS COWLA2 24 to 39 1st Channel 2nd Channel LEGENDA (1) Slot for ”Black & White or ”Colored” SFP module Slot for ”Black & White” or ”Colored” SFP module Slot for ”Black & White” or ”Colored” SFP module Slot for ”Black & White” or ”Colored” SFP module Note: the cavities must be equipped with SFP modules (refer to Figure 78.

  • Page 146: Figure 54. 4Xany Host C

    ACRONYM SLOTS 25+26 28+29 4XANYC 34+35 37+38 32+33 LEGENDA: (1) Channel #1 (Low speed 4XANY acronym modules: OL–IN, OL–MM) (2) Channel #2 (Low speed 4XANY acronym modules: OL–IN, OL–MM) (3) Channel #3 (Low speed 4XANY acronym modules: OL–IN, OL–MM High speed 4XANY acronym modules: OH–I, OH–MM) (4) Channel #4 (Low speed 4XANY acronym modules: OL–IN, OL–MM High speed 4XANY acronym modules: OH–I, OH–MM)

  • Page 147: Figure 55. Matrixe Card

    ACRONYM SLOTS MATRIXE 23,40 LEGENDA (1) Reset command key (2) RJ45 for factory use only (3) Multicolor LED: Red led – Local unit alarm Green led – in service unit Orange led – unit in Stand–by (EPS schema) Figure 55. MATRIXE card 3AL 91669 AA AA...

  • Page 148: Figure 56. Equico (Pq2/Eqc)

    ACRONYM SLOTS PQ2/EQC (2a) LEGENDA (1) Reset command key (2) Personal Computer Connector (F interface RS–232) (2a) Personal Computer Connector (USB interface) (not operative in current release) (3) RJ45 for factory use only (4) Red LED – Urgent Alarm (Critical or Major) (5) Red LED –...

  • Page 149: Figure 57. Control And General Interface

    ACRONYM SLOTS CONGI 10, 12 LEGENDA (1) Power (2) Housekeeping and remote alarm (3) Rack lamps (not used on CONGI in slot 12) (4) QMD (Q2) (not used on CONGI in slot 12) (5) I/O BNC for Q3 10 base 2 (not used on CONGI in slot 12) (6) RJ45 for Q3 10 base T (not used on CONGI in slot 12) (7) Bicolor LED: Red led –...

  • Page 150: Figure 58. Service Interface

    ACRONYM SLOTS SERVICE LEGENDA (1) I/O auxiliary 2 Mbit/s Channels G.703 J1 – 2 Mbit/s Channel Output 1 J2 – 2 Mbit/s Channel Input 1 J5 – 2Mbit/s Channel Output 2 J6 – 2Mbit/s Channel Input 2 I/O 2 MHz Synchronous interfaces J3 –...

  • Page 151: Access Cards Front View

    2.4.2 Access cards front view ACRONYM SLOTS A21E1 1 to 9,13 to21 (10) (11) (12) (13) (14) (15) (16) (17) (18) (19) LEGENDA (20) (1) – (21) 2 Mbit/s data signals (21) (22) Bicolor LED: INPUT OUTPUT Red led – local unit alarm (INT) Green led –...

  • Page 152: Figure 60. 21 X 2 Mbit/S 120 Ohm Access Card

    ACRONYM SLOTS A21E1 1 to 9,13 to21 LEGENDA (1) Channels # 1 to 7 connector (2) Channels # 8 to 14 connector (3) Channels #15 to 21 connector (4) Bicolor LED: Red led – local unit alarm (INT) Green led – in service unit Figure 60.

  • Page 153: Figure 61. 3 X 34 Mbit/S 75 Ohm Access Card

    ACRONYM SLOTS A3E3 2 to 9, 13 to 20 INPUT OUTPUT INPUT OUTPUT INPUT OUTPUT LEGENDA (1) Channel #1 (2) Channel #2 (3) Channel #3 (4) Bicolor LED: Red led – local unit alarm (INT) Green led – in service unit Figure 61.

  • Page 154: Figure 62. 3 X 45 Mbit/S 75 Ohm Access Card

    ACRONYM SLOTS A3T3 2 to 9, 13 to 20 INPUT OUTPUT INPUT OUTPUT INPUT OUTPUT LEGENDA (1) Channel #1 (2) Channel #2 (3) Channel #3 (4) Bicolor LED: Red led – local unit alarm (INT) Green led – in service unit Figure 62.

  • Page 155: Figure 63. 4 X Stm-1 Access Card

    ACRONYM SLOTS A4ES1 2 to 9, 13 to20 INPUT OUTPUT INPUT OUTPUT INPUT OUTPUT LEGENDA INPUT (1) Channel #1 OUTPUT (2) Channel #2 (3) Channel #3 (4) Channel #4 (5) Bicolor LED: Red led – local unit alarm (INT) Green led – in service unit Figure 63.

  • Page 156: Figure 64. High Speed Protection - Front View

    ACRONYM SLOTS HPROT 2 to 9, 13 to20 LEGENDA Bicolor LED: Red led – local unit alarm Green led – in service unit Figure 64. High Speed protection – front view 3AL 91669 AA AA...

  • Page 157: Figure 65. 2 X 140/Stm-1 O/E Adapter (Access Card)- Front View

    ACRONYM SLOTS A2S1 2 to 9, 13 to20 LEGENDA (1) Channel #3 (N.B.) (2) Channel #4 (N.B.) (3) Bicolor LED: Red led – local unit alarm (INT) Green led – in service unit N.B.– The unit can be equipped with electrical or optical modules (see Figure 76. and Figure 77. ) Figure 65.

  • Page 158: Figure 66. Optical Access 12Xstm1 Unit Front View

    ACRONYM SLOTS A12OS1E 2 to 8, 13 to 20 OUTPUT INPUT LEGENDA are cavity for STM–1 SFP optical modules; (1): 12 channels can be managed (Refer to Figure 78. on page 168) (2): Bicolor LED: Red led – Local unit alarm Green led –...

  • Page 159: Figure 67. Optical Access 12Xstm1 Slim Unit Front View

    ACRONYM SLOTS A12OS1SE 2 to 9, 13 to20 OUTPUT INPUT LEGENDA are cavity for STM–1 SFP optical modules; (1): 12 channels can be managed (Refer to Figure 78. on page 168) (2): Bicolor LED: Red led – Local unit alarm Green led –...

  • Page 160: Figure 68. Electrical Access 16Xstm1 Unit Front View

    ACRONYM SLOTS A16ES1E 2 to 9, 13 to20 (10) (11) (12) (13) (14) (15) (16) INPUT OUTPUT LEGENDA (1) to (16): STM–1 input output electrical channels (2): Bicolor LED: Red led – Local unit alarm Green led – in service unit Figure 68.

  • Page 161: Figure 69. Isa - Ethernet Access Front View

    ACRONYM SLOTS ETH–ATX 2 to 9, 13 to20 (10) (11) (12) (13) (14) LEGENDA (15) (1) to (14) Ethernet channels (15) Bicolor LED Red led – Local unit alarm Green led – in service unit Figure 69. ISA – Ethernet access front view 3AL 91669 AA AA...

  • Page 162: Figure 70. Isa - Gigabit Ethernet Access Card Front View

    ACRONYM SLOTS GETH–AG 2 to 9, 13 to20 OUTPUT INPUT LEGENDA (1) to (4) are Gigabit Ethernet channels Note: the cavities must be equipped with Ethernet Optical Modules (refer to Figure 78. on page 168) Only the two upper cavities can be equipped when the GHETH–AG is used in cojunction with ETH–MB Bicolor LED Red led –...

  • Page 163: Figure 71. Isa Pr 2Xgbe 1000 Access Card Front View

    ACRONYM SLOTS 2 to 8 2GBA–PR 13 to 20 OUTPUT INPUT LEGENDA (1) and (2) are Gigabit ethernet channels Note: the cavities must be equipped with Ethernet Optical Modules (refer to Figure 78. on page 168) In the figure the two modules are included (3) and (4) Link led, one for each ethernet channel Red led –...

  • Page 164: Figure 72. Isa Pr16Xeth 10/100 Access Card Front View

    ACRONYM SLOTS 2 to 8 16FEA–PR 13 to 20 LEGENDA ( ( 1) 16 x 10/100 fast ethernet channels Link led, one for each channel Green led – link up Led off – link down Activity led, one for each ethernet channel Yellow led –...

  • Page 165: Figure 73. Coadm1 Front View

    ACRONYM SLOTS 1 to 8 COADM1 13 to 20 LEGENDA Line Side Fiber Connectors Add/Drop Channel Fiber Connectors Pass–through Fiber Connectors Bicolor LED Red led – Local unit alarm Green led – in service unit Figure 73. COADM1 front view 3AL 91669 AA AA...

  • Page 166: Figure 74. Coadm2 Front View

    ACRONYM SLOTS 1 to 8 COADM2 13 to 20 LEGENDA Line Side Fiber Connectors Add/Drop Channel #1 Fiber Connectors Add/Drop Channel #2 Fiber Connectors Pass–through Fiber Connectors Bicolor LED Red led – Local unit alarm Green led – in service unit Figure 74.

  • Page 167: Figure 75. Comdx8 Front View

    ACRONYM SLOTS 1 to 8 COMDX8 13 to 20 LEGENDA Line Side Fiber Connectors Channel 1470 nm Fiber Connectors Channel 1490 nm Fiber Connectors Channel 1510 nm Fiber Connectors Channel 1530 nm Fiber Connectors Channel 1550 nm Fiber Connectors Channel 1570 nm Fiber Connectors (10) Channel 1590 nm Fiber Connectors Channel 1610 nm Fiber Connectors...

  • Page 168: Figure 76. Stm-1/Stm-4 Optical Module Front View

    STM–1 module EQUIPPED acronym on CARDS SC/PC IS–1.1 P4S1N IL–1.1 P4E4N ATM4X4 IL–1.2 A2S1 INPUT P4OC3 OUTPUT STM–4 module EQUIPPED acronym on CARDS IS–4.1 P4S4N IL–4.1 Laser restart key IL–4.2 STM–1 module EQUIPPED FC/PC acronym on CARDS P4OC3 IS–1.1 P4S1N P4E4N IL–1.1 ATM4X4...

  • Page 169: Figure 77. Stm-1 Or 140 Mbit/S Electrical Module Front View

    EQUIPPED ACRONYM ON PORTS P4OC3 P4S1N P4E4N ICMI ATM4X4 A2S1 INPUT OUTPUT Figure 77. STM–1 or 140 Mbit/s electrical module front view 3AL 91669 AA AA...

  • Page 170: Figure 78. Relationship Between Sfp Modules And Housing Boards

    SFP MODULE EQUIPPED ON ACRONYM PORT/ACCESS GETH–MB GETH–AG 1000B ES4–8FE 2GBA–PR PREA1GBE ES1–8FX 100B SS–161 SL–161 O–16ES SL–162 COWLA2 SS–162C SL–162C SS–41 ISA–PR P16S1–4E SL–4.1 SFP Module SL–4.2 SS–11 P16S1–4E OUTPUT SL–11 A12OS1E A12OS1SE SL–12 INPUT Optical cables Figure 78. Relationship between SFP modules and housing boards 3AL 91669 AA AA...

  • Page 171: Figure 79. 4Xany Plug-In Module

    4XANY modules EQUIPPED acronym on CARDS OH–I OL–IN 4XANYC OH–MM OL–MM OUTPUT INPUT Figure 79. 4XANY plug–in module 3AL 91669 AA AA...

  • Page 172: Figure 80. Optical Booster Card Front View

    ACRONYM SLOTS SC/PC FC/PC 2 to 8 INPUT BST10 13 to 19 OUTPUT 2 to 8 BST15 13 to 19 2 to 8 BST17 13 to 19 INPUT OUTPUT LEGENDA: (1) Cover remove (2) IN / OUT Main Signal (3) Yellow LED: active Shut Down (4) Bicolor LED: Red led –...

  • Page 173: Figure 81. Preamplifier 2.5 Gb/S Front View

    ACRONYM SLOTS SC/PC FC/PC 2 to 8 PR16 13 to 19 INPUT OUTPUT INPUT OUTPUT LEGENDA: (1) Cover remove (2) IN / OUT Main Signal Not used Not used (3) Yellow LED: active Shut Down (4) Bicolor LED: Red led – Local unit alarm Green led –...

  • Page 174: Fan Subrack Cover Front View

    Red led – local unit alarm Orange led – temperature major than 55 Green led – in service unit Battery A connector Battery B connector Not used Alarms connector for 1660SM Not used Figure 82. 19” Fans subrack cover front view 3AL 91669 AA AA...

  • Page 175: Assembled Fans Unit

    2.4.4 Assembled Fans unit MULTICOLOR LED: Red led – local unit alarm Orange led – temperature major than 55 Green led – in service unit Not used Figure 83. Assembled Fans unit front view 3AL 91669 AA AA...
  • Page 176 3AL 91669 AA AA...

  • Page 177: Functional Description

    3 FUNCTIONAL DESCRIPTION 3.1 General description From Figure 87. on page 187 to Figure 94. on page 194 illustrates, in block diagram form, the units employed in the 1660SM and the general operating functions: • EQUICOE unit (also called PQ2/EQC) The unit provides the following functionality: –...

  • Page 178: Figure 85. Hoi Block Diagram

    • 4 x 140 Electrical or 155 Mbit/s E/O unit The unit provide four 140 PDH electrical or 155 Mbit/s STM–1 Electrical/Optical interfaces. The selection of the working mode (per port) is controlled via software: – When the 140 Mbit/s mode is selected, the port provides an interface for the asynchronous mapping of G.703 140 Mbit/s signals into SDH VC–4.
  • Page 179 • 16 x155 Mbit/s Electrical/Optical – 4xSTM–4 unit The board P16S1–4E provides either 4 STM–4 optical interfaces or 16 STM–1 Optical/Electrical interfaces (along with the Optical/Electrical Access Board) (refer to Figure 89. on page 189). The P16S1–4E board along with A12OS1E or A12OS1SE Optical Access board allows the transport of 16 optical STM1 streams by means of 16 SFP optical transceivers.

  • Page 180: Table 32. Interfaces Acceding To The Mpls Functions

    • ISA – PR_EA MATRIX 1660SM can host two types of PR_EA matrix (generically ISA PR_EA board): – in the first version, it hosts a 4 x 10/100 BaseT Fast Ethernet module and the total traffic throughput is 1 Gb/s, in which 622Mb/s are contributed by the SDH matrix, and 400 Mb/s contributed by the 4 Fast Ethernet local ports.
  • Page 181 • ISA – PR MATRIX 1660SM can host PR matrix (generically ISA–PR board) and relevant access cards: It provides a shared carrier–class Ethernet Packet Ring embedded, in a flexible manner over SDH VCs (with VC–4–nv framing), either physically or logically into the SDH infrastructure.
  • Page 182 • ISA – Gigabit ETHERNET unit The unit is able to manage 4 Gigabit Ethernet interfaces on the main board. • ISA ES1–8FE, ISA ES1–8FX and ISA ES4–8FE The boards mainly work as a LAN switching, and in particular they provide the service of connecting two LANs as point to point connection between two routers or switches through a SDH network.
  • Page 183 • Double channel multirate transponder (COWLA2) unit This unit realizes both the ’wavelength assignment’ and the ’wavelength regeneration’ on the 2 separate channels supported, according to the type of optical interface (’colored’ CWDM or B&W) equipped. Pluggable CoarseWDM/B&W SFP optical modules are equipped in order to allow maximum flexibility in channel configuration.
  • Page 184 • OADM2 (COADM2) unit COADM2 board realizes wavelengths multi–demultiplexing allowing to add/drop 2 channels out of the 8 supported according to CWDM grid and the pass–through of remaining WDM channels not terminated. Four specific items are foreseen, considering to support the termination of two adjacent wavelengths per item: –...
  • Page 185 Up to 4 client signals can be independently handled among the following types (for details and restriction refer to paragraph 3.10 on page 293) : • Fast Ethernet • FDDI (125Mbps) • ESCON (200Mbps) • Digital Video (270Mbps) • Fiber Channel (1.0625Gbps) •...
  • Page 186 The functions carried out by the unit can be splitted into the following sub–systems: Connections sub–system (see paragraph 3.2 on page 198) Signal management sub–system (see paragraph 3.3 on page 200) ISA (Integrated Service Adapter) sub–system ( refer to paragraph 3.4 on page 223) 4xANY HOST C subs–system (see paragraph 3.10 on page 293) Coarse WDM sub–system (refer to paragraph 3.11 on page 300) Controller sub–system (see paragraph 3.12 on page 315)

  • Page 187: Table 33. Sub-Systems & Involved Cards

    COADM1, COADM2, On the paragraph is explained the integration of Coarse WDM COMDX8, COWLA2 WDM tecnology inside the 1660SM in order to and SFP modules enhance the network capacity. Controller EQUICOE and MATRIXE The control system is centralized. The...
  • Page 188 Sub–system Card involved Short description Synchronization MATRIXE The MATRIXE performs the synchronization function therefore distributing the clock and synchronisms to all the equipment cards. Auxiliary HS ports, SERVICE, On the para. is explained how the OH bytes EQUICOE (DCC, EOW and AUX channels) are managed. Power supply all the cards, CONGI The powering is distributed over the all equip-...

  • Page 189: Figure 87. 1660Sm Block Diagram - ( Sdh And Pdh Boards)

    4 x 155 Mbit/s electrical unit PROT. Access cards CARD Control Data Prot. Prot. T∅ Electrical Link Link Interfaces DC/DC Converter –Batt/Gnd Vcc Y Vcc Y Control Figure 87. 1660SM Block diagram – ( SDH and PDH boards) 3AL 91669 AA AA...

  • Page 190: Figure 88. 1660Sm Block Diagram - (Sdh And Pdh Boards)

    Preamplifier Optical STM–4/STM–16 Interfaces Data Booster –Batt/Gnd DC/DC 1 x STM–64 SDH unit Control Converter T∅ Optical Interfaces STM–64 Data Booster (*) – Only for STM–16 Figure 88. 1660SM Block diagram – (SDH and PDH boards) 3AL 91669 AA AA...

  • Page 191: Figure 89. 1660Sm Block Diagram - (Sdh Boards)

    STM–1 Interfaces STM–1 Data Vcc Z Control 16 x 155 E/O – 4xSTM–4 Optical Mbit/s unit –Batt/Gnd DC/DC STM–4 Converter Vcc Z Optical Interfaces STM–4 Control T∅ Data Figure 89. 1660SM Block diagram – (SDH boards) 3AL 91669 AA AA...

  • Page 192: Figure 90. 1660Sm Block Diagram - (Sonet And 4Xany Hostc Boards)

    High speed signals: Ï Ï Ï Ï Ï Ï Ï Fiber Channel Opt. module #4 FICON Ï Ï Ï Ï Ï Ï Ï Gigabit Ethernet Figure 90. 1660SM Block diagram – (SONET and 4xANY HOSTC boards) 3AL 91669 AA AA...

  • Page 193: Figure 91. 1660Sm Block Diagram - (Cwdm Boards)

    λ4 1530 (to colored port or DEMUX λ5 Transponder interface) 1550 λ6 1570 λ7 1610 1590 λ8 DETECTION MUX/DEMUX8 unit Remote Inventory EEPROM RIBUS SPI bus Figure 91. 1660SM Block diagram – (CWDM boards) 3AL 91669 AA AA...

  • Page 194: Figure 92. 1660Sm Block Diagram - (Cwdm Boards)

    λgrid – λx–λy OADM λx CWDM 1xx0 input signal λy CWDM 1xx0 λgrid – λx–λy DETECTION LOS HANDLING To/From OADM opposite side Remote Inventory EEPROM RIBUS COADM2 unit SPI bus Figure 92. 1660SM Block diagram – (CWDM boards) 3AL 91669 AA AA...

  • Page 195: Figure 93. 1660Sm Block Diagram - ( Common Units And Isa Boards)

    Interface DC/DC Equipment Controller CONGI unit Control Interface Remote alarms & leds Housekeeping Rack lamps ports add/drop –Batt/Gnd Filter & SERVICE Power A DC/DC Figure 93. 1660SM Block diagram – ( Common units and ISA boards) 3AL 91669 AA AA...

  • Page 196: Figure 94. 1660Sm Block Diagram - (Isa Boards)

    ISA – PR_EA MATRIX 4X ETHERNET –Batt/Gnd DC/DC Converter ETHERNET #1 Control T∅ ETHERNET #2 ETHERNET #3 Data MPLS ENGINE ETHERNET #4 NOTE: (*) – Available only on ATM MATRIX 4X4 Figure 94. 1660SM Block diagram – (ISA boards) 3AL 91669 AA AA...

  • Page 197: Figure 95. 1660Sm Block Diagram - (Isa - Es Boards)

    Ethernet frame Data Ethernet mapping into switcher framer SDH VC Gigabit Ethernet Access card OPTICAL MODULE #1 1000 BASE–SX/LX/ZX –Batt/Gnd DC/DC Converter OPTICAL MODULE #2 1000 BASE–SX/LX/ZX Figure 95. 1660SM Block diagram – (ISA – ES boards) 3AL 91669 AA AA...

  • Page 198: Figure 96. 1660Sm Block Diagram - (Isa - Ethernet Boards)

    ISA – GBIT Control ETHERNET PORT T∅ OPTICAL MODULE #1 Ethernet frame 1000 BASE–SX /LX/ZX mapping into Data SDH VCxc OPTICAL MODULE #4 1000 BASE–SX /LX/ZX DC/DC Converter Figure 96. 1660SM Block diagram – (ISA – ETHERNET boards) 3AL 91669 AA AA...

  • Page 199: Figure 97. 1660Sm Block Diagram - (Isa-Pr Board)

    1000 BASE–SX /LX/ZX NETWORK PROCESSOR –Batt/Gnd OPTICAL MODULE #2 DC/DC Converter from Congi 1000 BASE–SX /LX/ZX 2 GBA–PR Control Access card from/to Matrix Controller Craft Terminal RJ45 or NMS Figure 97. 1660SM Block diagram – (ISA–PR board) 3AL 91669 AA AA...

  • Page 200: Connections Sub-System

    – – – The above connections allows the 1660SM to realize Multi Line Terminal configuration, Add/Drop configuration and Mini Cross–Connect configurations in linear links, rings, and mashed network as describe in Chapter 1 on page 63. AU4–4C and AU4–16C concatenated signals can also be cross connected between any STM–4 and STM–16 ports.

  • Page 201: Figure 98. Matrixe- Cross Connection Management

    (equivalent STM–1 streams) 4x STM–64 Tx 8x STM–16 Tx port port 8x STM–16 Rx 4x STM–64 Rx port port MATRIXE 128x 256x 640x 256x HOA sk HOA sk LOI so LOI so port port Figure 98. MATRIXE– Cross connection management 3AL 91669 AA AA...

  • Page 202: Signal Management Sub-System

    3.3 SIGNAL MANAGEMENT SUB–SYSTEM 3.3.1 Signal management referred to ”G.783 1994” In the next paragraphs will be explained the SDH and PDH port signal management. The functional blocks in this description are similar to that utilized in the Craft Terminal application. For each port the description is subdivided in two part: –...

  • Page 203: Sdh Port Signal Management

    3.3.2 SDH port signal management (For STM –N see Figure 99. on page 203) Side B to Side A description: • SPI (Synchronous Physical Interface) It interface the physical transmission medium, regenerates and decodes line signal and detect the LOF alarm. •...
  • Page 204 Side A to Side B description: • LSUT (Lower Order Supervisory Unequipped Termination) It is used to monitor unequipped path trails; it inserts VC–m unequipped signal label, path trace, BIP–2, REI and RDI. • LPC (Low Order Path Connection) It assigns lower order VCs of level m at its input ports to lower order VCs of level m at its output ports.

  • Page 205: Figure 99. Sdh Signal Management Block Diagram

    Side A To point Y1 From point Y2 Figure 100. Figure 100. Order LSUT LSUT Path Layer LPOM LPOM High Order From point W2 To point W1 Path Figure 101. Figure 101. Layer HSUT HSUT HPOM HPOM Multiplex Section MSPC Layer Regenerator Section...

  • Page 206: Pdh Port Signal Management

    3.3.3 PDH port signal management Ports managed are: 2Mbit/s (mapped into VC–12), 34Mbit/s (VC–3), 45Mbit/s (VC–3) and 140Mbit/s (VC–4). The following functions are associated with each PDH port. 2Mbit/s, 34 Mbit/s and 45 Mbit/s port management ( See Figure 100. on page 204 ) Side B to Side A description: •...

  • Page 207: Figure 101. 140Mbit/S Signal Management Block Diagram

    140 Mbit/s port management ( See Figure 101. on page 205 ) Side B to Side A description: • PPI This block provides the interface between the physical transmission medium and the internal unit format. The received line signal is CMI coded. A decoder on the physical interface decodes the signal to NRZ (no return–to–zero) format.

  • Page 208: Signal Management Referred To "G

    3.3.4 SIGNAL MANAGEMENT referred to ”G. 783” The ITU–T G.783 Recommendation describe the SDH characteristic in terms of atomic functions. This paragraph has been introduced as an aid to the understanding of the terms used for the Termination Point (T.P.). These TPs can be accessed and managed by the operator for performance monitoring purpose .

  • Page 209: Sdh Port Functional Blocks

    3.3.6 SDH PORT FUNCTIONAL BLOCKS (For STM–N port refer to Figure 102. on page 216) The received signal is either electrical STM–1 CMI coded (ITU–T G.703 Rec.) or optical STM–N (ITU–T G.957 Rec.). The SDH frame format is compliant with ITU_T G.707 Rec. In this paragraph will be explained the SDH and PDH port signal management referred to atomic function.
  • Page 210 Multiplex Section layer : • Multiplex Section layer Trail Termination (MST): MSn_TT_Sk • BIP–24N Errored Block count ––>Ex–BER, Signal Degrade alarm • MS–REI recovery. • K2[6–8]: MS–RDI detection. • K2[6–8]: MS–AIS detection. • Multiplex Section Sub–layer Protection function (MSP): – Multiplex Section layer to the Multiplex Section Protection Sub–layer Adaptation: MSn/MSnP_A_Sk...
  • Page 211 • High Order Path Tandem Connection Trail Termination (according to Option 2 TC described in Recc. ITU–T G.707) – High Order Path Tandem Connection Termination (HTCT): SnD_TT_Sk • N1[1–4]: VC–4 BIP–8 extraction and EDC calculation. • N1[8][73]: RDI extraction. • N1[5]: REI extraction.
  • Page 212 • High Order Path layer Trail Termination Function (HPT): Sn_TT_Sk • Path Trace information is recovered ––> TIM detection. • G1[1–4]: The REI information is recovered. • G1[5]: Path Status monitoring ––>HP–RDI detection. • UNEQ detection. • VC–4 BIP–8 Errored Block Count ––> Ex–BER, Signal Degrade alarm •...
  • Page 213 • Low Order Path Tandem Connection Trail Termination (according to Option 2 TC described in Recc. ITU–T G.707) – Low Order Path Tandem Connection Termination (LTCT): SmD_TT_Sk • N2[1–2]: VC–12 BIP–2 extraction and EDC calculation. • N2[8][73]: RDI extraction. • N2[5]: REI extraction.
  • Page 214 Side A to Side B description: Low Order Path layer: • Low Order Supervisory Unequipped Termination (LSUT) – Low Order Supervisory Unequipped Trail Termination: Sms_TT_So • V5[5–7]: signal label 000 (unequipped) is inserted in the VC–m. • trail trace identifier is generated. •...
  • Page 215 • Low Order Path Tandem Connection Monitoring (according to Option 2 TC described in Recc. ITU–T G.707) – Low Order Path Tandem Connection Monitoring (LTCM): SnDm_TT_Sk • N2[1–2]: VC–12 BIP–2 extraction and EDC calculation. • N2[8][73]: RDI extraction. • N2[5]: REI extraction. •...
  • Page 216 – High Order Supervisory Unequipped Trail Termination (HSUT): Sns_TT_So • Generation of an unequipped container and frame offset. • “unequipped” insertion. • trail trace identifier is generated. • insertion of RDI and/or REI information. • VC–4 Bip–8 calculation and insertion. •...
  • Page 217 Multiplex Section layer: • Multiplex Section layer Adaptation to the High Order Path layer (MSA): MSn/Sn_A_So • AUG assembly and byte interleaving. • AU–4 Pointer generator. • AU–AIS generator. • Multiplex Section Sub–layer Protection function (MSP) – Multiplex Section Protection Sub–layer Termination: MSnP_TT_So •...

  • Page 218: Figure 102. 1660Sm Block Diagram: Signal Management (Sdh Port)

    Regeneration Section Layer OSn/RSn or ESn/RSn OSn/RSn or ESn/RSn Physical Layer OSn or ESn OSn or ESn Side B (*) – 1,4,16,64 MSn/Sn are multiplied in STM–n Figure 102. 1660SM Block Diagram: signal management (SDH port) 3AL 91669 AA AA...

  • Page 219: Pdh Port Functional Blocks

    3.3.7 PDH PORT FUNCTIONAL BLOCKS In LC–NG PDH Low Order ports managed are 2Mbit/s (mapped into VC–12), 34Mbit/s (VC–3), 45Mbit/s (VC–3) and 140Mbit/s (VC–4). The following functions are associated with each PDH port. 2 MBIT/S PORT MANAGEMENT (See Figure 103. on page 218 ) Side B to Side A description: Low Order Path layer: •...

  • Page 220: Figure 103. 1660Sm Block Diagram: Signal Management ( 2Mbit/S Pdh Ports)

    Side A E12/P12 E12/P12 Low Order Path S12/P12 S12/P12 Layer To point X2 From point X1 Figure 102. Figure 102. Side B Figure 103. 1660SM Block Diagram: signal management ( 2Mbit/s PDH ports) 3AL 91669 AA AA...
  • Page 221 34 MBIT/S AND 45 MBIT/S PORT MANAGEMENT (See Figure 104. on page220 ) Side B to Side A description: Low Order Path layer: • Low Order Path layer Trail Termination Function (LPT): S3_TT_Sk • Path Trace information is recovered ––> TIM detection. •...

  • Page 222: Figure 104. 1660Sm Block Diagram: Signal Management ( 34 Mbit/S And 45 Mbit/S Pdh Ports)

    Side A E3/P3 E3/P3 Low Order Path S3/P3 S3/P3 Layer From point X1 To point X2 Figure 102. Figure 102. Side B Figure 104. 1660SM Block Diagram: signal management ( 34 Mbit/s and 45 Mbit/s PDH ports) 3AL 91669 AA AA...
  • Page 223 140 MBIT/S PORT MANAGEMENT (See Figure 105. on page 222) Side B to Side A description: High Order Path layer: • High Order Path layer Trail Termination Function (HPT): S4_TT_Sk • Path Trace information is recovered ––> TIM detection. • G1[1–4]: The REI information is recovered.

  • Page 224: Figure 105. 1660Sm Block Diagram: Signal Management ( 140 Mbit/S Pdh Ports)

    Side A E4/P4 E4/P4 S4/P4 S4/P4 High Order Path Layer From point Z1 To point Z2 Figure 102. Figure 102. Side B Figure 105. 1660SM Block Diagram: signal management ( 140 Mbit/s PDH ports) 3AL 91669 AA AA...

  • Page 225: Isa (Integrated Service Adapter) Introduction

    QoS capabilities, variable service rates and traffic congestion management. Different types of ISA cards can be easily and quickly plugged into 1660SM. The system is modular and the plug–ins can be chosen according to the specific application the optical multi–service equipment needs to manage.

  • Page 226: Figure 106. Example Of Technology Convergency With Isa Boards In Omsn

    UMTS ISP1 ISP2 DWDM Radio LMDS Optical Ring OMSN DWDM/ O MSN Enterprise DWDM CORE EDGE Residential ACCESS Enterprise Figure 106. Example of technology convergency with ISA boards in OMSN 3AL 91669 AA AA...

  • Page 227: Isa - Atm Management Sub-System

    3.5 ISA – ATM management sub–system 3.5.1 ATM ( Asynchronous Transfer Mode) basic Asynchronous Transfer Mode (ATM) is an International Telecommunication Union Telecommunication Standardization Sector (ITU–T) standard for cell relay wherein information for multiple service types, such as voice, video, or data, is conveyed in small, fixed–size cells. ATM networks are connection oriented. This chapter provides summaries of ATM protocols, services, and operation.

  • Page 228: Figure 108. Basic Format Of An Atm Cell

    ATM transfers information in fixed –size unit called cells ; each cell consist of 53 octets, or bytes. The first 5 bytes contain cell–header information and the remaining 48 contain the “payload” (user information). Figure 108. on page 226 illustrates the basic format of an ATM cell. 8 Bits HEADER (5 bytes) 53 Bytes...

  • Page 229: Figure 109. Atm Network Interface

    Public ATM Network Private ATM Network Switch Public UNI Public NNI Switch Pivate NNI Switch Switch Private UNI Figure 109. ATM network interface 3AL 91669 AA AA...

  • Page 230: Figure 110. Uni And Nni Atm Cell Header And Payload

    An ATM cell header can be one of two formats: UNI or the NNI. The UNI header is used for communication between ATM endpoints and ATM switches in private ATM networks. The NNI header is used for communication between ATM switches. Figure 110. on page 228 depicts the basic ATM cell format, the ATM UNI cell–header format, and the ATM NNI cell–header format.

  • Page 231: Atm In1660Sm

    Up to 32 TPs can be configured among VC–4, VC4–C, VC–3, VC12, E3 and E1. If more capacity is needed more than one ATM board in a single 1660SM can be used. The overall ATM Switch functional model is compliant to ITU–T I.731, I.732, ETSI EN 300 417–1–1/2–1, af–tm–0010.002.

  • Page 232: Table 36. Atm Traffic Contracts

    3.5.2.1 ATM point to point and point to multipoint connections Uni–directional and bi–directional point–to–point ATM connections (VPC and VCC) are supported. Uni–directional (for broadcast or drop&continue usages) point–to–multipoint ATM connections (VPC and VCC) are also supported. The uni–directional point–to–multipoint ATM connection is supported via the Spatial (cell copy to different interfaces) and Logical (cell copy to different flows on the same interface) Multicast feature of the ATM switch.
  • Page 233 The traffic contract is used as input to the Connection Admission Control (CAC) or Global CAC (GCAC) for Soft–PVC in order to accept/reject the ATM connection. Usage Parameter Control (UPC) can be performed at User–Network Interface (UNI) while Network Parameter Control (NPC) can be performed at Network–Network Interface (NNI) or Inter–Carrier Interface (ICI);...

  • Page 234: Figure 111. 1660Sm With Atm Matrix Architecture

    – Traffic Traffic ENGINE ENGINE ENGINE ENGINE port port port port policing and policing and shaping shaping – – ATM Matrix NOTES: (*) Available only on ATM MATRIX 4X4 Figure 111. 1660SM with ATM Matrix architecture 3AL 91669 AA AA...

  • Page 235: Figure 112. Leased Line Service Versus Data Transport Service

    Free bandwidth Data flows Consolidation STM–1 SDH VC–4 [3 X VC–3] 1660SM 1660SM ATM board Figure 112. Leased line service versus Data transport service Typical applications of the atm board concept are ADSL, UMTS and LMDS metropolitan networks. In all those scenarios the Provider can take great advantage of the distributed switching functionality for optimizing the transmission resources avoiding wasting capacity not effectively used by the paying traffic.

  • Page 236: Isa - Pr_Ea (Mpls) Sub-System

    MPLS routers have only to select the “next hop” to which forwarding the incoming packets, by looking the top label. PR_EA (Packet Ring Edge Aggregator) is an Alcatel mark indicating a system that is able to aggregate, at the edge of the MPLS network (ring topology), many mpls packets communications.

  • Page 237: Figure 113. Mpls Subsystem, Protocol Stacking

    The Alcatel MPLS system can manage packets data streams transported over “local” Ethernet FE or GE (Fast Ethernet, Gigabit Ethernet) and “remotized” ethernet over GFP/SDH; the packets are identified and classified with a first label (by inspecting the ethernet frame header), marked again by the label switching router with a second label, and then sent into the MPLS network, aggregated and encapsulated into PPP/HDLC/SDH frames.

  • Page 238: Figure 114. Framing For Mpls

    Ethernet Ethernet Payload PRE FS DA SA DFL Ethernet Payload DA SA DFL Ethernet Packet Ethernet Packet GFP Header Ethernet Packet Label Label Ethernet Packet MPLS Labelled Packet (MPLS) MPLS packet PPP Header HDLC Flag PPP frame Addr Control HDLC frame VC4 or VC3 or VC12 frame SDH payload GFP frame...

  • Page 239: Figure 115. Mpls Label Format

    A generic MPLS label is illustrated below (refer to RFC 3032): 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 Label Label: Label Value (20 bits)

  • Page 240: Figure 118. Ethernet Mac 802.3 Frame Format

    Preamble Dest. Add. Source Addr. ( 8 bytes) Data (0 to 1500) (0 to 46) FS=start of frame delimiter; DFL=length of data field; FCS= frame checksum Figure 118. Ethernet MAC 802.3 frame format (7B) Data (0 to 1500) (0 to 46) preamble Frame Start Dastination Address...

  • Page 241: Figure 121. Mpls Tunnelling Example

    Figure 121. MPLS Tunnelling Example 3AL 91669 AA AA...

  • Page 242: Figure 122. Generic Mpls Aggregation Scheme

    Classifier VLAN#1 . . . InnerTunnel ETS Flow (label) VLAN#i Local or Remote Ethernet Port OUTER MPLS TUNNEL MPLS VLAN#m over Port Port (label) . . . InnerTunnel ETS Flow (label) VLAN#n Local or Remote Ethernet InnerTunnel ETS Flow (label) VLAN#1...n Port Local or...

  • Page 243: Pr_Ea (Mpls) Service In 1660Sm Equipment

    “Fixed Share” or “Variable&Proportional Share” options are possible for Best–Effort traffic deployed in ring topology. The MPLS functions are implemented on PR_EA units that can be inserted into the 1660SM. There are two versions of PR_EA board: –...
  • Page 244 The following are the main functional blocks implemented in the PR_EA Unit: • SDH–MAP It provides to deassemble the SDH virtual containers (toward MPLS direction), removing the SDH OverHead, and to assemble them toward SDH direction, thus “loading” and “unloading” the packets to/from the SDH frames (refer to ITU–T rec.
  • Page 245 • QUEUING MANAGER It provides to monitor the load of traffic in the local router, and to take measures for preventing the congestions, supported by the intra–board MPLS microcontroller. The priority management is based on the ethernet SLA (Service Level Agreement), three types of QoS (Quality of Service) are available: Best Effort bandwidth (BE–BW), Min–BW with regulated bursts, Guaranted constant BW.

  • Page 246: Figure 123. Mpls Subsystem

    MPLS Unit MPLS QUEUING CONTROLLER MANAGER MPLS ROUTING PUSH1 POP1 POP1 PUSH1 LOCAL PORT HDLC HDLC PREAMBLE 4xFE local access 1xGbE SDH–MAP SDH unit SDH unit MATRIX unit MPLS MPLS over over PORTS CONNECTION PORTS PQ2/EQC unit UNITS UNITS UNITS UNITS MPLS over PDH over FE...

  • Page 247: Isa - Pr Subsystem

    3.7 ISA – PR Subsystem 3.7.1 PR Generalities The role of the ISA–PR (Internetworking Services Architecture – Packet Ring) functionality inside 1660SM is to provide a shared carrier–class Ethernet Packet Ring: • embedded physically into the SDH infrastructure, in which case the embedded Packet Ring is provided in a flexible manner over SDH Virtual Containers (VC–4–Xv)

  • Page 248: Pr In 1660Sm

    3.7.2 PR in 1660SM The ISA–PR is a self contained, independent sub–system operating in the OMSN 1660SM chassis, it is not connected to the rest of the node from a system perspective except for the drawing of power from the backplane;...

  • Page 249: Figure 124. Isa-Pr Sub-System Architecture (Overlay Mode)

    Three 1.25 Gb/s Backplane Bus Connections connect Access cards to Port Card (one bus for control signals) Upto 2 Access Cards Single or Dual STM 4 Output of per Port card Ethernet 10/100 Ethernet 10/100 ISA PR Port card is cable via or 1000 Mb/s Ports or 1000 Mb/s Ports optic fibre to STM 4 tributary...
  • Page 250 Figure 125. Each ISA–PR port card requires two chassis slots. The ISA–PR may be plugged into any PORT slot in the 1660SM, apart from the slots dedicated to Controller and Switch cards. Multiple ISA–PR sub–systems may be installed in a single 1660SM system.
  • Page 251 Main functional aspects of the ISA–PR: 1660SM when equipped with ISA–PR sub–system will allow point–to–point and multipoint–to–multipoint Metro Ethernet connections between routers or switches through SDH, as depicted Figure 14. The Packet Ring maps Ethernet over MPLS over POS and shares the bandwidth between hundreds of Ethernet traffic flows according to the defined SLA.

  • Page 252: Figure 126. Traffic Flow And Processing In 1660 Sm

    ISA–PR Traffic Management ISA–PR supports Ethernet traffic management, fully compliant with the MEF specifications. The basic concepts for the ISA–PR traffic management at all tributary ports are described in the following and depicted in Figure 126. and Figure 128. Figure 126. provides a high level overview of the traffic flow and processing in the ISA–PR series modules.
  • Page 253 3.7.2.1 Ingress processing Classification Every packet entering through a tributary port is classified to identify the EVC it belongs to, and its CoS. Classification may occasionally result in a decision to discard the packet because it is not valid or does not belong to any of the provisioned EVCs;...
  • Page 254 ISA–PR may be provisioned to use the following criteria to determine the CoS of the packet: • 802.1p – IP TOS/DiffServ – MPLS Exp – MPLS Tricolor scheme. – Fixed CoS; i.e. independent of any indication within the packet. The rationale for using the Fixed CoS criterion is mostly Customer Equipment inability to support any of the other criteria.

  • Page 255: Figure 127. Isa-Pr Policing

    Policing ISA–PR implements policing to enforce traffic parameters as contracted between the customer and the provider. Policing supports all the three modules specified by MEF; i.e. policing per: • • • EVC.CoS The standard set of attributes for each of the model is above is •...
  • Page 256 Buffer Management Buffer Management maintains packet memory, structured into multiple queues each queue serving a particular destination and CoS; i.e. three queues per destination. It also maintains various queue fill level thresholds to maintain priorization between CoS, prevent any queue from monopolizing the memory and provide triggers for load balancing. Load balancing packets are issued after a fixed number of yellow bytes is delivered from a channel.

  • Page 257: Figure 128. Isa-Pr Traffic Management Overview

    Ingress summary Figure 128. summarises ingress processing. MEF policer Discard Packets output to ring: Packets are output onto the ring into the appropriate Virtual trunk (VT) for the CoS & Destination node/port Packet analysis(B): Policing: Packets are put into queues MEF policing with CIR+ based on header priority and EIR SLS.
  • Page 258 3.7.2.2 Egress processing Egress processing is much simpler than Ingress processing. It involves no extensive classification and no policing. The ADM function selectively drops packets into the node, based on their MPLS labels and identifiers their EVC and CoS. Per packet decision by ADM may result in either: –...

  • Page 259: Figure 129. Channels

    Load Balancing In order to prevent congestion in the ring each ISA–PR monitors the traffic, identifies congestion conditions, communicates its status to other ISA–PR and responds to congestion reports by other ISA–PR. This set of functions is collectively referred to as ”Load Balancing”. Both ADM and Buffer Manager participate in Load Balancing.

  • Page 260: Figure 130. Bottlenecks

    Bottlenecks Each ISA–PR monitors the traffic traversing it on a number of ”bottlenecks”. Bottlenecks are convergence points in the ring that might be congested when traffic load increases. There are both Ingress and Egress bottlenecks. Figure 130. Bottlenecks Congestion Indications Whenever a bottleneck is congested the node will notify the other nodes in the ring of the congestion by sending a ”congestion indication”.

  • Page 261: Figure 131. Rpr Protection Mechanism

    Additionally, RPR provides ring–wide QoS assurance mechanisms and three different CoS. 1660SM 1660SM Figure 131. RPR protection mechanism 3AL 91669 AA AA...

  • Page 262: Figure 132. Packet Protection (And Qos Assurance) In Multiring Network : Mpls Over Rpr

    MPLS Label Switched Paths (LSPs) that are switched through the network. This allows for the provisioning of multiple, segregated customer networks over the Service Provider infrastructure, creating a Virtual Private Network (VPN) for each customer. 1660SM 1660SM Figure 132. Packet protection (and QoS assurance) in multiring network : MPLS over RPR Dual Attach protection Refer to Figure 132.

  • Page 263: Figure 133. Customer Edge Dual Homing

    The CE dual homing consists in a CE connection to two nodes in a ring for protection of the access interfaces. This protection is described in the following Figure 133. and in Figure 21. on page 73 1660SM 1660SM 1660SM...

  • Page 264: Figure 134. Relationship With Other Isa Cards

    3.7.2.4 Alcatel ISA Card Interworking ISA–PR supports interworking with other OMSN’s portfolio’s ISA card types as for the following Figure 134. Core Core MPLS Router Switch/Router FX, FE FX, FE B a y N e tw o r k s...

  • Page 265: Isa - Ethernet Management Sub-System

    3.8 ISA – ETHERNET management sub–system 3.8.1 LAN to LAN transport service OMSNs can be equipped with Ethernet units to allow LAN to LAN service as a point to point connection between two routers or switches through a SDH network, as depicted Figure 145. on page 277. The board acts as a gateway towards the SDH network.

  • Page 266: Lan To Lan Functional Description

    3.8.2 LAN to LAN functional description The functional block diagram of a LAN to LAN service is shown in Figure 136. The client sink termination function adapts the client interface; all the payload frames received are stored into input buffer queue. The source SDH adaptation function draws the frames from the memory emptying the cluster and making it available again;...

  • Page 267: Main Features Description

    Different Ethernet interfaces types can be used at the termination ends: e.g. an Ethernet client interface in one side and a Fast Ethernet one in the other side. A SDH pipe can be configured as – a single SDH path or –...

  • Page 268: Figure 137. Gfp Frame Format

    Core Core Header Header cHEC cHEC cHEC cHEC cHEC cHEC PTI+PFI+EXI PTI+PFI+EXI TYPE Path Status Payload Header tHEC tHEC Circuit Status Payload tHEC tHEC Circuit Status Header Ethernet data Ethernet data Link Status Ethernet data Ethernet data Link Status Ethernet data Ethernet data pcHEC Client...
  • Page 269 According to the type, the GFP frame format consists of a Core Header, a Payload Header, a Client Payload field and FCS field. The Core Header, made up of 4 octets, supports frame delineation procedures and essential data link operations functions independent of the higher layer PDUs (Protocol Data Unit). The GFP Core Header consists of the following fields –...

  • Page 270: Figure 138. Gfp Encapsulation Of The Mac Frames

    Ethernet MAC frame GFP frame Octets Octets Preamble Core Header Start of frame delimiter Payload Header Destination Address (DA) Source Address (SA) Client Lenght/Type Payload MAC client data Field Frame check sequence (FCS) Bit # 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 Ethernet MAC Frame fields: –...

  • Page 271: Figure 139. Flow Control Mechanism: Input Control

    3.8.3.2 Flow control To avoid buffer saturation probems at the termination end, flow management is very important. When an excessive traffic is received, a control mechanism can be used to slow down the transmitter avoiding a packets loss. Three different control options are used: –...

  • Page 272: Figure 140. Flow Control Mechanism: Output Control

    As you can see from Figure 140. on page 270, the output control is performed at the output port only when Extended GFP is used. When the output buffer of Port B crosses a fixed threshold of – 272 frames, when VC–3 concatenation is used (N x VC–3) –...

  • Page 273: Figure 141. Flow Control Mechanism: External Control

    Client Port A Port B Client B Client Client Client Client 1 x VC–3 sink source sink source sink source Bidir. SDH pipe 10/100 input output output buffer buffer buffer Mbps (N x path) Mbps Client Client 1 x VC–3 Client Client source...

  • Page 274: Figure 143. Messages Dispatching Via Packet Concatenation

    When the Packet Concatenation is used, each Ethernet frame is not shared among different paths (VCs) of a certain pipe as in Virtual Concatenation mode; but each message is dispatched on a single path/VC of a certain pipe. When a failure occurs inside the network, unavailable paths are not used and traffic is kept by using the remaining available paths.

  • Page 275: Technical Specification

    3.8.4 Technical specification Latency data GigaBit Ethernet board latency • 1 x VC–4 205 µs – 64 bytes 201 µs – 512 bytes 193 µs – 1518 bytes Fast Ethernet board latency • 1 x VC–4 101 µs – 64 bytes 125 µs –...
  • Page 276 Herebelow is given an example of the end to end delay; it is the sum of the following values: physical line delay = 5 µs/Km – delay for each OMSN pass through = 5 10 µs/NE – – latency. In a 1000 Km long network (5us/Km) and made up of 100 OMSNs equipment (5 10 µs/NE) using a Fast Ethernet board 8 x VC–12 / 512 bytes mapped, the end to end delay is equal to: (1000 Km x 5 µs) + (100 x 10 µs) + 3452 µs = 9452 µs Allowed differential delay in case of concatenation...

  • Page 277: Ethernet Boards

    Gbit Ethernet (rate adaptive) unit (refer to paragraph 3.8.5.2 on page 279) 3.8.5.1 10/100 Mbit/s Ethernet unit 1660SM can also be equipped with 10/100 Mb/s Ethernet unit to allow LAN to LAN connections as a point to point connection between two routers or switches through an SDH network, as depicted Figure 145.

  • Page 278: Figure 144. Board Ethernet 10/100: System Architecture

    This is a typical problem of resource allocation where in one side there are up to 25 VC–n transport structures on the other side there are 4 tubes of STM–1 capacity, and the Operator has to find the mapping VCn–tube which best fits the available resources (622 Mbit/s).

  • Page 279: Figure 145. Example Of Ethernet Service Application

    Figure 145. Example of Ethernet service application 3AL 91669 AA AA...
  • Page 280 Ethernet MAC Frame and GFP Frame fields: – Preamble: the preamble is a 7–octet field that is used to allow the PLS (Physical Signaling) circuitry to reach its steady–state synchronization with the received frame’s timing. – Start of Frame Delimiter: the SFD field is the sequence 10101011. It immediately follows the preamble pattern and indicates the start of a frame.

  • Page 281: Figure 146. Gigabit Ethernet System Architecture: Gigabit Access With Fast Ethernet Board

    3.8.5.2 Gbit Ethernet (rate adaptive) unit The task of the Gigabit Ethernet functionality inside 1660SM is to carry Gigabit Ethernet packets over SDH Virtual Containers. It can be achieved in two different ways using : “Gigabit Access card” + “10/100 Mbit Ethernet board”: only two Gigabit interfaces are supported.

  • Page 282: Figure 147. Gigabit Ethernet System Architecture:gigabit Ethernet Main Board

    Ethernet traffic profile is typically bursty and the mean throughput is less than the peak rate. If the board is into an enhanced slot of 1660SM the back panel throughput is of 1.2 Gb/s instead of 622Mb/s, this determines that the maximum number of VC–4 mappable to the Gb/s Ethernet Interfaces is 8 instead of 4.

  • Page 283: Isa - Es (Ethernet Switch)

    3.9 ISA – ES (Ethernet Switch) 3.9.1 General Today’s evolving telecommunications services environment is highly competitive. There is a growing demand from Enterprise customers for simple, wide–area Broadband Data services which meet their needs for plentiful, competitively priced and flexible connectivity. Historically the success of Ethernet as the predominate technology within the Enterprise infrastructure, has been driven by very low capital and operational costs, the high degree of flexibility offered by the technology and importantly its easy of use –...

  • Page 284: Figure 149. Ethernet Virtual Private Line Service

    Ethernet Virtual Private Line EVP–Line service connects two ports of a client between each other (using bridging mode). Traffic originating from one Customer Port is classified and forwarded accordingly to the other end. The service emulates an Ethernet ”wire” which actual bandwidth is determined by the SLA and by network load.

  • Page 285: Figure 151. Broadband Access Service

    Broadband access In this service, a number of customers are connected to a common Aggregate Port (e.g. typically connected to an ISP point of presence) Traffic is only delivered from individual Customer Ports to the Aggregate Port. Broadband Access can distinguish between various customers’ traffic at the Aggregate Port using VLAN tags.

  • Page 286: Isa-Es Series Modules

    3.9.2 ISA–ES series modules ISA–ES series modules provide ETH 10/100/1000 interfaces connectivity for LAN based clients premises inside the metro area. Beyond mapping ETH flows onto the SDH metro network by means of standard mechanisms (as specified in ITU G.7071, ITU G.7042 and ITU G.707) the ISA–ES series cards introduce wire speed classifying, policing and scheduling capability empowered by carrier class Ethernet switching engine.

  • Page 287: Figure 152. Isa-Es Access Port

    The number to the right of the ISA–ES series card gives that amount in VC–4 equivalents. Hereafter are reported the available trunking capacity for each of the ISA_ES series cards: – ISA–ES1 has 1 VC–4 of bandwidth available – ISA–ES4 has 4 VC–4 of bandwidth available –...

  • Page 288: Figure 153. Traffic Flow And Processing In Isa-Es Series

    Figure 153. provides an high level overview of the traffic flow and processing in the ISA–ES series modules. The pipeline is composed of five main processing steps that are described in the next paragraphs. De–mapping Classifier Policer Forwarding Scheduler Mapping frame mapping Encap packet...
  • Page 289 The following standards apply to ETH physical ports: • IEEE 802.3 10BASE–T Ethernet (twisted–pair copper) • IEEE 802.3u 100BASE–TX Fast Ethernet (twisted–pair copper) • IEEE 802.1z (Gigabit Ethernet) • ANSI/IEEE 802.3 Auto–negotiation • IEEE 802.3x Flow Control • Data transfer rate from client equipment is limited in accordance with the specified traffic characteristics by the standard IEEE 802.3x flow control mechanism.

  • Page 290: Figure 155. Isa-Es Series Traffic Parameters

    [2] Traffic classification ISA–ES series module can classify ETH traffic according to a wide set of standard specified criteria in order to provide a feature reach set of capability. Each classified traffic is referred in the next paragraphs as a classified flow. Classification criteria are the following: •...
  • Page 291 Through the specification of per flow traffic parameters the ISA–ES series modules can support the following SLAs: Guaranteed SLA Typically serves High priority traffic for mission critical applications that require loss–less delivery and minimal delay. Guaranteed SLA denotes BW (CIR = PIR > 0 in 100Kbps increments), which is always available regardless of any congestion conditions.

  • Page 292: Figure 156. Wred Congestion Avoidance Mechanisms

    WRED The packet drop probability is based on the minimum threshold, maximum threshold, and mark probability denominator. When the average queue depth is above the minimum threshold, RED starts dropping packets. The rate of packet drop increases linearly as the average queue size increases until the average queue size reaches the maximum threshold.

  • Page 293: Figure 157. Isa-Es Series Operational Modes

    [5] Switching and forwarding ISA–ES series modules are based onto a carrier class Ethernet switching engine with auto learning bridges according to IEEE 802.1ad. This engine is either wire speed performing (all the functions are performed in hw) and highly flexible and configurable.

  • Page 294: Figure 159. Multiple Customers On A Single Nni

    Multiple customers per NNI port The ISA–ES series modules allow a single NNI interface to be used for different customers while guaranteeing high levels of segregation, security and per customer QoS ability. ISA–ES series modules allow ETH frames to be tagged before being sent at the NNI interface. The modules have full VLAN tag agility in the sense that VLAN tags can be pushed, swapped and popped by the cards.

  • Page 295: Any Host C Subsystem

    3.10 4 x ANY HOST C subsystem The unit is able to perform time division multiplex/demultiplex of client channels. The client streams are mapped in 16 virtually concatenated VC–4s according to a proprietary–mapping algorithm. Provisioning parameters and alarm collection are managed through two control interfaces. The board has a highly modular fabric consisting of a housing card that can accommodate up to 4 modules, one for each aggregated traffic.

  • Page 296: Table 41. 4Xany Host C Client Type

    “Enhanced H.S slots” rather than in “H.S. slots” of 1660SM shelf as explained on points [1] and [2]. Insertion of the board across hybrid slot (“Enhanced H.S slots” + “H.S. slots”) is not allowed.

  • Page 297: Figure 160. 4Xany Host-C: Client Allocation Grid In "Enhanced" Slot

    Modules Links towards Client allocation inside 4xANY board configured MATRIX AU4 #0 AU4 #1 NGI link #0 AU4 #2 ESCON, DV AU4 #3 FE, FDDI AU4 #4 AU4 #5 FICON NGI link #1 AU4 #6 FE, FDDI ESCON, DV AU4 #7 AU4 #8 ESCON, DV AU4 #9...

  • Page 298: Table 42. Modules Configuration In "Enhanced Hs" Slot

    Table 42. Modules configuration in “Enhanced HS” slot Module Module type Client configured Configuration Constraints number by operator OH–MM, OH–IN OH–MM, OH–IN Fiber Channel Fiber Channel In conjunction with this clients on In conjunction with this clients on FICON FICON module#3, the module#1cannot be module#3, the module#1cannot be Gigabit Ethernet...

  • Page 299: Figure 162. Client Allocation Grid In "Hs Slots" With Ge/Fc/Ficon

    4 x ANY inserted in not enhanced slot (30&31 and 32&33) In ’H.S.’ slot, the same connectivity is based on one NGI link per type (i.e. ’H’ / ’X’ / ’L’); with a total connection bandwidth of 622 Mb/s per slot; then, the equipment of the port in two ’H.S.’ slots, allows the user to use up to 1.2 Gb/s throughput.

  • Page 300: Figure 163. Client Allocation Grid In "Hs Slots" With Fe/Fddi/Escon/Dv

    Client allocation inside 4xANY board Links towards AU–4 MATRIX optimization AU4 #0 AU4 #0 ESCON FDDI Modules AU4 #1 AU4 #1 NGI link #0 configured AU4 #2 ESCON, AU4 #2 ESCON AU4 #3 FE, FDDI AU4 #3 FDDI AU4 #4 AU4 #4 AU4’s NGI link #1...

  • Page 301: Table 43. Modules Configuration In "Hs" Slot

    Same considerations of Figure 164. are showed in Table 43. Table 43. Modules configuration in “HS” slot Module Module type Client configured Configuration Constraints number by operator OH–MM, OH–I OH–MM, OH–I Fiber Channel Fiber Channel In conjunction with this clients on In conjunction with this clients on FICON FICON...

  • Page 302: Coarse Wdm Sub-System

    3.11 Coarse WDM sub–system The following items are considered: – STM16 colored port (2 two slots wide) to be equipped in “Basic area” and supporting the 8 channels ’CWDM’ ITU–T grid; – COADM 1ch unit (2 two slots wide) to be equipped in “Access area”, supporting the 8 channels ’CWDM”...

  • Page 303: Equipment Facilities

    3.11.1 Equipment facilities The shelf layout of resulting equipment is showed in the following figure. The example below reported, shows the equipment with COADM 1(2) channels unit, as for NE’s belonging to network with limited traffic demand (supported by 1 or 2 wavelengths). For this kind of use, also the equipment is supposed to be limited to one shelf only.

  • Page 304: Figure 166. Mux/Demux Functionality: Example Of Shelf Equipment

    A further example, shows the equipment with” MUX/DEMUX 8 channels units”. Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ô Ê Ê Ê Ê Á Á Á Á Á Á Á Á Á...

  • Page 305: Functional Description

    3.11.2 Functional description 1660SM with WDM signal flow is functionally based, both in ’ring’ and ’linear’ application, on three directions: 1660SM 1660SM function interfacing Figure 167. 1660SM signal flow diagram with WDM application “client” signals groomed by SDH matrix and carried by ’CWDM’ wavelengths;...

  • Page 306: Ring" Node Functional Scheme

    In the following, different examples of 1660SM (WDM application) configured as a ’ring’ node are showed. In every hypothesis, all the items involved (represented in gray color) are hosted in a 1660SM shelf. Figure 168. 1660SM (WDM application) ’ring’ node functional scheme (1) Specifically, the node represented in Figure 168.

  • Page 307: Figure 170. 1660Sm (Wdm Application) 'Ring' Node Functional Scheme (3)

    Next Figure 170. and Figure 171. , show the functionality of a ’ring’ node using COADM 1 (2) ch. for wavelengths multi/demultiplexing. Figure 170. 1660SM (WDM application) ’ring’ node functional scheme (3) 3AL 91669 AA AA...

  • Page 308: Figure 171. 1660Sm (Wdm Application) 'Ring' Node Functional Scheme (4)

    Figure 171. 1660SM (WDM application) ’ring’ node functional scheme (4) It can be noticed that there is no difference with respect the use of MUX/DEMUX device as regards the processing of terminated channels (both in SDH matrix and in ’Transponder’ unit); as a difference, the COADM structure include a specific link for by–passing those channels of the grid not locally terminated.

  • Page 309: Terminal" Node Functional Scheme

    Figure 172. 1660SM (WDM application)’end’ node functional scheme (Mux/Demux) Also in this application all the physical parts involved (showed in gray color) are hosted in 1660SM shelf. No difference, with respect termination channels functionality, already depicted for ’ring’ application, exists.

  • Page 310: Figure 173. 1660Sm (Wdm Application) 'End' Node Functional Scheme (Coadm)

    Figure 173. 1660SM (WDM application) ’end’ node functional scheme (COADM) 3AL 91669 AA AA...

  • Page 311: Optical Span Design

    [1] CWDM channels table The set of wavelengths used in the 1660SM equipment is a subset of the nominal central wavelengths grid defined in the ITU–T G.694.2 Recommendation for coarse WDM systems. The complete CWDM wavelengths grid range is from 1270 nm to 1610 nm with spacing of 20 nm.

  • Page 312: Figure 174. Passive Optical Operation

    [2] Mux/Demux/OADM optical operations: structures and insertion losses 1660SM supports the following WDM functions: – multiplexing and demultiplexing of 8 CWDM channels without ’channels pass–through’ link through COMDX8; – multiplexing and demultiplexing of 2 CWDM channels with ’channels pass–through’ link through COADM2;...

  • Page 313: Table 45. Boards Insertion Loss

    Note – Insertion loss values related to ’In – Drop’ channel and ’Pass–through’ includes an assumed 0.5 dB insertion loss due to ’CWDM LOS detection stage’ equipped in Mux/Demux/OADM boards Note – Contribution of Chromatic Dispersion related to Mux/Demux/OADM optical operations has been considered equals 0 ps/nm (range currently considered in devices specification is ±...

  • Page 314: Figure 175. Comdx8 Insertion Loss

    1.05 1.05 3.15 1.35 2.85 1.65 Fiber Fiber 2.55 1.95 2.25 2.25 1.95 2.55 1.65 2.85 1.35 3.15 West East 1.05 1.05 1.35 3.15 1.65 2.85 1.95 2.55 Fiber Fiber 2.25 2.25 1.95 2.55 1.65 2.85 3.15 1.35 Board #1 Board #2 Figure 175.

  • Page 315: Figure 177. Coadm1 Insertion Loss

    1.05 2.1 1.05 Fiber Fiber 1.25 2.5 1.25 West East 1.05 2.1 1.05 1.25 2.5 1.25 Fiber Fiber Board #1 Board #2 Figure 177. COADM1 insertion loss [3] Fiber Technical Data The referenced fiber for span length evaluation is the Standard Single Mode (SSMF) ITU–T G. 652. The parameters in Table 46.

  • Page 316: Table 47. Optical Transceiver Characteristics

    [4] Line transceivers and optical interface power budget (Tx–Rx) The optical interfaces considered for power budget, span power budget and span length calculation have the main optical characteristics showed in Table 47. These optical interfaces are realized through ’2R’ transceivers integrated in SFP MSA device. Three specific devices allows to achieve the best ’performance/cost’...

  • Page 317: Controller Sub-System

    1660SM can exchange management messages with a remote OS. In the 1660SM up to three full duplex ECC channels can be terminated from each SDH interface: one DCC_M at 576 kbit/s, one DCC_R at 192 Kbit/s and one DCC_P 64 Kbit/s(F2, F3 bytes of VC4 ).

  • Page 318: Figure 178. 1660Sm Control Sub-System

    SERVICE Local Management BUS Craft Terminal not operative QECC ISSB FLASH CARD PQ2/EQC MATRIX a MATRIX b Management BUS Access Local Modules Microprocessor STM–1 STM–1 ISA units PDH units SDH units Figure 178. 1660SM Control Sub–system 3AL 91669 AA AA...

  • Page 319: Network Management Interfaces

    3.12.1 Network management interfaces (See Figure 179. on page 318 and Figure 180. on page 318) The management of the equipment is realized by : • a Craft Terminal (CT). • an Operations System (OS) made up of one or more Workstation, whose function is widened to networks management.

  • Page 320: Figure 179. 1660Sm General Management Architecture

    1660SM 1660SM CRAFT 1660SM GATEWAY GATEWAY TERMINAL 1660SM 1660SM 1660SM CRAFT TERMINAL DCN : DATA COMMUNICATION NETWORK Figure 179. 1660SM general management architecture OPERATION SYSTEM CONGI STM–1 STM–1 port A port B QECC QECC QECC BUS STM–1 MANAGEMENT BUS port B NE ( 1660SM–GATEWAY)

  • Page 321: Atm/Ip/Mpls Over Sdh Management

    3.12.2 ATM/IP/MPLS over SDH Management The management of SDH equipments is organized as required by the 7–layers ISO/OSI protocol stack, while the ATM/MPLS equipments are usually managed by means of SNMP (Simple Network Management Protocol), that is an application of the TCP/IP reference model. By carrying the data traffic (ATM,MPLS, Ethernet) over the SDH network structures there is the need to manage together and contemporarily SDH and ATM/MPLS equipments;...

  • Page 322: Figure 182. Example Of Management Of A Network With Sdh And Atm/Ip/Mpls Traffic

    SDH (OSI) & ATM/IP/MPLS (SNMP) 802.3 QECC QECC LAPD Gateway NE (GNE) LAPD SDH+ATM/IP/MPLS SDH NE LAPD SNMP QECC QECC SDH+ATM/MPLS SDH NE LAPD LAPD SNMP QECC QECC LAPD SNMP SDH+ATM/IP/MPLS Figure 182. Example of management of a network with SDH and ATM/IP/MPLS traffic 3AL 91669 AA AA...

  • Page 323: Protection Sub-System

    3.13 Protection sub–system The types of protections are: • Equipment protection (EPS) The EPS protection is supported on the 1660SM equipment for the following cards : Equipment Boards Protection Scheme Number of protec- Mode tion schemes MATRIXE Not revertive Low Speed ports :...

  • Page 324: Eps Protections

    – Collapsed single node ring interconnection It is an architecture to connect sub–networks, in order to improve traffic availability with hardware resource reduction (four nodes collapse in one node). – 2F MS–SPRING, 2 fibres Multiple Section Shared Protection The switching information is also indicated on the Craft Terminal screen. 3.13.1 EPS Protections [1] Matrix card protection The positions of main and spare MATRICES are fixed :...

  • Page 325: Figure 183. Low Speed Link Connections

    63 x 2 Mbit/s ACCESS CARDS MAIN PORT CARDS 21 main links 21 protection links É É É É É SLOT 1 É É É É É SLOT 2 Main É É É É É SLOT 3 Slot 24 É É É É É É...

  • Page 326: Figure 184. Example Of Eps Protection Schemes

    [3] High Speed (HS) port protection (See Figure 184. on page 324 and Figure 185. on page 326) As High Speed ports (HS) are intended the 34 Mbit/s , 45 Mbit/s and 155 Mbit/s speed ports. Up to 16 HS ports can be housed in the basic area. For the electrical HS ports the corresponding access cards have to be put in the access area with fixed relations (refer to para 2.3 on page 109 ).
  • Page 327 Manual Switch and force switch commands can be given via software by the user to activate the spare cards. The protections status is reported to the EC. Figure 185. on page 326 shows an example of High Speed connections for the 2+1 protection. Each access card is connected also with the previous one and with the next one;...

  • Page 328: Figure 185. High Speed Connections (3X34, 3X45, 4X155 Mbit/S)

    Figure 185. High Speed connections (3x34, 3x45, 4x155 Mbit/s) 3AL 91669 AA AA...

  • Page 329: Figure 186. High Speed Connections (16Xstm-1)

    Figure 186. High Speed connections (16xSTM–1) 3AL 91669 AA AA...
  • Page 330 ATM MATRIX (ATM4x4, ATM4X4V2 , ATM4X4D3 and ATM8x8) protection (see Figure 187. on page 329) N.B. The following description is applicable to ATM4x4, ATM4X4V2, ATM4X4D3 and ATM8x8 boards; unless otherwise specified. The ATM MATRIX boards can be protected in 1+1 equipment protection scheme. In this configuration the ATM MATRIX and all indirect interfaces connected to it are protected against ATM module failure.

  • Page 331: Figure 187. Examples Of Atm Matrix Eps Protection Scheme

    1660SM EXAMPLE #1 Protection Board Slot # Slot # group # Type board main board spare Ô Ô Ô Ô MATRIX 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 Ô...

  • Page 332: Figure 188. Messages Exchanged Between The Ec And The Isa-Atm Boards In Eps Group

    Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï 1660SM Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï...
  • Page 333 [5] MPLS (PR_EA) ports protection (see Figure 189. on page 332) The MPLS boards (PR_EA MATRIX 4xETHERNET, PR_EA MATRIX 1xGIGABIT ETHERNET) can be protected in 1+1 equipment protection scheme (EPS) against board failure. The 1+1 EPS cannot be applied to the local interfaces (4xethernet, gigabit ethernet). In case of failure the traffic carried by the ethernet local ports will be lost.

  • Page 334: Figure 189. Examples Of Mpls (Pr_Ea..) Boards Protection Scheme

    1660SM EXAMPLE #1 Protection Board Slot # Slot # group # Type board main board spare Ô Ô Ô PR_EA 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 Ô...

  • Page 335: Figure 190. Messages Exchanged Between Ec And Isa-Pr_Ea Matrix

    Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï 1660SM Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï...
  • Page 336 [6] ISA ES–16 ports protection ISA ES–16 board supports the EPS protection scheme as well as ISA ATM and ISA PR_EA boards. The EPS protection scheme is 1+1, where the main and spare positions are assigned by managementsystem in a flexible way (Note). Note: The board main and the board spare have to be configured on throughput equivalent slot (i.e.

  • Page 337: Ms Linear Trail Protection (1+1 Linear Aps)

    3.13.2 MS linear trail Protection (1+1 linear APS) (See Figure 191. page 336 and Figure 192. page 336) The MS Linear Trail Protection is a 1+1 linear APS (single ended/dual ended) line protection for STM–N synchronous interfaces only. Switching might be caused by line failure or hardware faulty on another system connected to the one being considered.

  • Page 338: Figure 191. Linear 1+1 Single Ended Protection

    Single ended 1+1 MAIN MAIN SPARE SPARE a) Normal conditions SWITCH MAIN MAIN FERF SPARE SPARE b) Unidirectional failure Figure 191. Linear 1+1 single ended protection Dual ended 1+1 MAIN MAIN SPARE SPARE a) Normal conditions SWITCH MAIN MAIN SPARE SPARE SWITCH b) Unidirectional failure...

  • Page 339: Ms Linear Trail Protection (1:N Linear Dual-Ended Aps)

    3.13.3 MS linear trail Protection (1:N linear dual–ended APS) 1:N (N= 15 max.) linear protection without extra traffic. One section is used as spare resource to protect one of the N main sections when in failure. The implementation is compliant with the G841 7.1 clause MSP protocol compatible with the 1:N MSP operation..

  • Page 340: Figure 193. Msp Linear 1:N Dual-Ended Protection

    Dual ended 1:N without extratraffic MAIN MAIN MAIN MAIN SPARE SPARE a) Normal conditions MAIN MAIN Link failure SWITCH SWITCH MAIN MAIN SWITCH SWITCH SPARE SPARE b) Failure conditions Figure 193. MSP Linear 1:N Dual–Ended protection 3AL 91669 AA AA...

  • Page 341: Sncp (Sub-Network Connection Protection)

    3.13.4 SNCP (Sub–Network Connection Protection) (See Figure 194. on page 340 and Figure 195. on page 341) Subnetwork Network Connection protection is a dedicated protection mechanism that can be used to protect a path (e.g. that portion where two separate path segments are available) or the full end–to–end path.

  • Page 342: Figure 194. Typical Ring Network With Sncp

    Side B Side A T1, T2 Pass–through Side A Side B BRIDGE T2 Pass–through T1 Pass–through T1 Drop/Ins Prot. T2 Drop/Ins Prot. Side B Side A SWITCH COUNTER CLOCKWISE CLOCKWISE Side A Side B T1 Pass–through T2 Pass–through T2 Drop/Ins Prot. T1 Drop/Ins Prot.

  • Page 343: Figure 195. Failure Examples In Sncp Ring

    Cable break AU–AIS on T1,T2 Switch on spare path MAIN SPARE Switch on spare path Case of cable break between nodes 2 and 3 Switch on spare path MAIN SPARE Switch on spare path Unidirectional failure Case of unidirectional failure between nodes 5 and 1 Figure 195.

  • Page 344: Table 49. Example Of Sncp Protected Groups

    As the 1660SM equipment can manage up to 96 STM–1 equivalent streams, a max of 32 streams can be SNCP protected. In fact , to perform SNCP protection, a group of three ports must be used. Table 49. on page 342 shows some examples of equipment configuration using SNCP protection. The max.

  • Page 345: Figure 196. Sncp Example

    TO RING A STM–16 STM–16 Slot Slot 25 + 26 28 + 29 4XSTM–1 4XSTM–1 4XSTM–1 4XSTM–1 Slot 24 Slot 27 Slot 30 Slot 31 TO RING B STM–16 STM–16 Slot Slot 37 +38 34 + 35 4XSTM–1 4XSTM–1 4XSTM–1 4XSTM–1 Slot 36 Slot 39...

  • Page 346: Drop & Continue

    3.13.5 Drop & Continue (See from Figure 197. on page 345 to Figure 201. on page 347) The Drop and Continue architecture has been implemented in the network to improve traffic availability. Drop and Continue is a way of protecting a path crossing a number of sub–networks, e.g., rings. The sub–networks should be connected through at least two nodes (so realizing two independent connections).

  • Page 347: Figure 197. Drop And Continue D/C A Ins A (Called "Normal" On C.t.)

    LINE PORT LINE PORT SIDE A SIDE B Output Input Output Input Symbol used on Craft Terminal PORT Input Output Figure 197. Drop and Continue D/C A INS A (called “Normal” on C.T.) LINE PORT LINE PORT SIDE A SIDE B Output Input Output...

  • Page 348: Figure 199. Drop And Continue

    SNCP ring D/CA INSA D/CB INS B Port 2 Port 1 Port 1 Port 2 Port 3 Port 3 Port 3 Port 3 Port 1 Port 1 Port 2 Port 2 D/CA INSA D/CB INSB SNCP ring Figure 199. Drop and Continue 3AL 91669 AA AA...

  • Page 349: Figure 200. Drop And Continue - 1St Failure

    SNCP ring switched SNCP ring Figure 200. Drop and Continue – 1st failure SNCP ring SNCP ring switched Figure 201. Drop and Continue – 2nd failure 3AL 91669 AA AA...

  • Page 350: Collapsed Dual Node Ring Interconnection

    3.13.6 Collapsed dual node ring interconnection (See from Figure 202. on page 349 to Figure 204. on page 350 ) The “Collapsed dual node ring interconnection” is a way of protecting a path crossing a number of sub–networks, e.g., rings. The sub–networks should be connected through at least two nodes (so realizing two independent connections).

  • Page 351: Figure 202. Collapsed Dual Node Interconnection

    SNCP ring Port 1 Port 2 Port 1 Port 2 Port 4 Port 4 Port 3 Port 3 SNCP ring Figure 202. Collapsed dual node interconnection 3AL 91669 AA AA...

  • Page 352: Figure 203. Collapsed Dual Node Interconnection - 1St Failure

    SNCP ring switched SNCP ring Figure 203. Collapsed dual node interconnection – 1st failure SNCP ring SNCP ring switched Figure 204. Collapsed dual node interconnection – 2nd failure 3AL 91669 AA AA...

  • Page 353: Collapsed Single Node Ring Interconnection

    3.13.7 Collapsed single node ring interconnection (See from Figure 205. on page 351 to Figure 207. on page 353) The “Collapsed single node ring interconnection” is a way of protecting a path crossing a number of sub–networks, e.g., rings. Respect to the configuration shown in Figure 199. on page 346 ( Drop and Continue”), “Collapsed single node interconnection”...

  • Page 354: Figure 206. Collapsed Single Node Ring Interconnection -1St Failure

    SNCP ring Port 1 Port 2 switched Port 4 Port 3 SNCP ring Figure 206. Collapsed single node ring interconnection –1st failure 3AL 91669 AA AA...

  • Page 355: Figure 207. Collapsed Single Node Ring Interconnection -2Nd Failure

    SNCP ring Port 1 Port 2 Port 4 Port 3 SNCP ring switched Figure 207. Collapsed single node ring interconnection –2nd failure 3AL 91669 AA AA...

  • Page 356: Ms-Spring Protection

    3.13.8 MS–SPRING protection (See from Figure 208. on page 355 to Figure 213. on page 358 ) The following protection MS–SPRING is supported : – 2 fiber MS–SPRING at STM–16 – 2 fiber MS–SPRING at STM–64 The supported MS–SPRING is compliant to the ITU–T Rec. G.841 The MS–SPRING protection is realized in the MATRIX card.

  • Page 357: Figure 208. 2F Ms Spring Connection

    PORT WORKING CHANNELS (AU4#1 TO AU4#8) PORT PROTECTION CHANNELS (AU4#9 TO AU4#16) Figure 208. 2F MS SPRING Connection APS in 2–fiber MS–SPRING In case of fibre break the APS for 2F MS–SPRING uses a synchronized sequence of ”bridge” and ”switch” operations that modify the internal connections of the two NEs adjacent to the failure and permits the ”high priority”...

  • Page 358: Figure 209. Effect Of A Bridge "B Side" Operation

    protection working BEFORE AFTER Figure 209. Effect of a BRIDGE “B side” operation protection working BEFORE AFTER Figure 210. Effect of a BRIDGE “A side” operation 3AL 91669 AA AA...

  • Page 359: Figure 211. Effect Of Switch "B Side" Operation

    protection working BEFORE AFTER Figure 211. Effect of SWITCH “B side” operation protection working BEFORE AFTER Figure 212. Effect of SWITCH “A side” operation 3AL 91669 AA AA...

  • Page 360: Figure 213. Line Break Recovering Operations

    Figure 213. on page 358 depicts the final effect of Bridge and Switch synchronized steps for traffic restoration in a network with one fault. They are carried out via a protocol that uses the K1 and K2 bytes .The failed span is replaced by the protection traffic of the span not affected by the failure.
  • Page 361 An example of 2F MS–SPRING is reported in Figure 214. on page 360. In the example a ring of four nodes is protected with 2F MS–SPRING AU4–1 carries the traffic of the span : C–B, B–A, A–D, D–C AU4–2 carries the traffic of the span D–B (pass–through in C) AU4–9 protects AU4–1.

  • Page 362: Figure 214. 2F Ms-Spring Example Of Operation

    B : AU4 1 A . AU4 1 AU4.9–Prot. AU4.1 AU4.10 Prot. AU4.2 C : AU4 1 B : AU4 1 B : AU4 2 side B side A side A side B side A side B side A side B Figure 214.

  • Page 363: Figure 215. Squelching On Isolated Node Connection

    SQUELCHING FUNCTION The Squelching function is activated when a node that carries Drop/Insert streams, remains isolated because of a double failure. In this case to avoid misconnections on the AU4 involved in MS SPRING protection, an AIS signal will be inserted on Low Priority streams transmitted from the nodes adjacent to the isolated one.

  • Page 364: Figure 216. Ms Spring Drop And Continue, Insert Continues (Protected)

    MS – SPRING Interworking When a 2f MS–SPRING is interconnected with another ring (either SNCP/I or MS–SPRING), the interconnection of the two is performed by connecting two nodes per ring with HVC connections, as shown in Figure 216. on page362. Each VC4 that has to cross the ring boundary (only HVC level ring interconnections are considered here) must be output by two nodes, one of which, the Primary Service Node (PSN) drops it and continues to the Secondary Service Node (SSN).

  • Page 365: Synchronizing Sub-System

    3.14 Synchronizing sub–system (See Figure 217. on page 364) The Equipment synchronization function is performed by the MATRIXE card. Through the SETS (Synchronous Equipment Timing Source ) implemented on the matrix, the synchronization signals are distributed to the equipment ports. The working modes: •...

  • Page 366: Figure 217. Synchronization Function : Block Diagram

    • T4 or T5: the first is a synchronizing clock at 2.048 Mhz , the second is a 2 Mbit/s synchronizing signal ; the selection between the two signals is made via software and the result is sent towards the external. T4 or T5 is obtained from a digital PLL that can be locked to any of the T1/T2 references and can be squelched.

  • Page 367: Auxiliary And Dcc Sub-System

    3.15 Auxiliary and DCC sub–system (See Figure 218. on page366) The SDH standard offers a considerable quantity of service channels in the Section Overhead bytes (SOH) and Path Overhead bytes (POH) of the Synchronous frame. These bytes are used for alignment, parity check, network management operations, performance monitoring.

  • Page 368: Figure 218. Aux And Dcc Management

    STM–N port STM–N port STM–N port G.A. G.A. G.A. DCC/AUX DCC/AUX DCC/AUX EXTRACTION EXTRACTION EXTRACTION QAUX DCC BUS A PQ2/EQC SERVICE DCC A MANAGEMENT INTERFACES Engineering Order Wire Extension 2 x 2 Mbit/s G.703 4 x V11 4 x RS232 4 X G.703 64 Kbit/s Figure 218.

  • Page 369: Power Supply Sub-System

    (See Figure 219. on page 369) The power architecture for 1660SM equipment is distributed : the two CONGI ( called “a” and “b” in Figure 219. on page 369) provide the +Batt and –Batt to the other cards by selecting the highest voltage supplied by the two station batteries.
  • Page 370 Protection Circuit The protection circuits are present in the CONGI cards and in all the boards where a DC/DC converter is required i.e. input stage and distributed power stages . It is an interface between +BATT – BATT and the DC/DC converter. It provides the following functions: •...

  • Page 371: Figure 219. 1660Sm -Input Power Stage And Distributed Power Supply

    +/– 5.2 V Synch SELECTOR DIVISOR Sync G.A. RIBUS BOARDn DC/DC Converter + 3.3 V PROTECTION CIRCUIT Synch +/– 5.2 V SELECTOR DIVISOR Sync G.A. RIBUS Figure 219. 1660SM –Input power stage and distributed power supply 3AL 91669 AA AA...

  • Page 372: Remote Inventory Sub-System

    3.17 Remote inventory Sub–system (See Figure 220. on page 370). The Remote Inventory functions permits the operator to retrieve information about any card or module present on the equipment. The available information is: construction date, code number, maker name, Card–type, etc. (see details in the Operator Handbook).

  • Page 373: Frames Structure

    TU-12 TUG-2 ..C-12 AU-3 VC-12 ..VC-3 kbit/s Ñ Ñ Ñ É É É Í Í Pointer processing Í Í Multiplexing ..Aligning AU3/TU3 CONVERSION Mapping Figure 221. 1660SM: SDH multiplexing structure and AU–3/TU–3 conversion 3AL 91669 AA AA...

  • Page 374: Figure 222. Vc-12 Structure (Asynchronous Mapping Of 2048 Kbit/S)

    8 bit VC–12 V5 = THE BYTE PROVIDES THE FUNCTIONS OF ERROR POH of VC–12 CHECKING, SIGNAL LABEL AND PATH STATUS OF THE VC–12 G = rrrrrrrr (r = BIT INTERVAL FOR FIXED JUSTIFICATION) W = iiiiiiii (i = 2.048 Mbit/s TRIBUTARY BIT) J2 =USED TO TRANSMIT REPETITIVELY A LOW ORDER PATH 125 us 32 byte...

  • Page 375: Figure 223. Tu-12 Structure

    É É É É É TU–12 É É É É É É É É É É É É É É É É É É É É É É É É É 125 us É É É É É 35 byts É...

  • Page 376: Figure 224. Vc-3 Structure

    85 bytes VC–3 9 rows C–3 POH OF VC–3 POH STRUCTURE: • J1 (path trace) utilized to transmit in a cyclic mode a 64–octet configuration in order to check the connection continuity. • B3 resulting from the BIP–8 performed on the previous VC–3, before the scrambler. PM and ex–BER supported at VC3 terminations.

  • Page 377: Figure 226. Vc-4 Structure And Poh Byte Contents

    261 bytes C–4 VC–4 9 rows VC4 PAYLOAD POH of VC–4 (path trace) utilized to transmit in a cyclic mode a 64–octet configuration in order to check the connection continuity. B3 resulting from the BIP–8 performed on the previous VC–4, before the scrambler. C2 (signal label) the configurations are utilized to indicate if VC–4 is equipped or not or the payload structure.

  • Page 378: Figure 227. Stm-1 Structure And Soh Byte Contents

    9 COLUMNS (Bytes) 261 COLUMNS (bytes) RSOH AU pointer(s) STM–1 PAYLOAD MSOH A1 – A2 The six octets of type A1=11110110 and A2=00101000 constitute the alignment word. Regenerator Section Trace. This octet resulting from the BIP–8 procedure performed on the previous frame at the scrambler output, is inserted into the current frame before scrambling;...

  • Page 379: Figure 228. Stm-4 Structure And Soh Byte Contents

    36 bytes A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A2 A2 A2 A2 A2 A2 A2 A2 A2 A2 A2 A2 J0 Z0 Z0 Z0 AU pointer(s) B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 K1 RSOH 1234,1234,..

  • Page 380: Figure 229. Structure Of Stm-16 And Soh Bytes Contents

    144 bytes AU pointer(s) RSOH 123..1516,123...1516,..12...16,12...16,... MSOH 123..1516,123...1516. 16 x 9 16 x 261 STM–16 A1 – A2 Alignment word A1=11110110, A2=00101000. Utilizes all slots of the sixteen STM–1. Regenerator Section Trace. (Spare) These bytes are reserved for future international standardization. BIP–8 calculation result on the previous frame (after scrambling).

  • Page 381: Figure 230. Stm-64 Structure And Soh Byte Contents

    576 bytes AU pointer(s) RSOH 123..6364,123..6364,..12...64,12...64,.. MSOH 123..6364,123..6364. 64 x 9 64 x 261 STM–64 A1–A2 Alignment word A1=11110110, A2=00101000. Utilizes all slots. Regenerator Section Trace. (Spare) These bytes are reserved for future international standardization. BIP–8 calculation result on the previous frame (after scrambling). Utilized to assess error rate between regenerators.

  • Page 382: Synchronous 2048 Kb/S Frames

    3.18.1 Synchronous 2048 Kb/s frames The synchronous 2048 Kb/s signal is structured on a 256–bits frame, numbered 1 to 256; it is composed by 32 time slots (TS), numbered 0 to 31 (TS0 to TS31), each time slot containing 8 bits. The frame repetition rate is 8000 Hz (time period 125 µs).

  • Page 383: Figure 232. Synchronous 2048 Kb/S Signal: Crc-4 Multiframe Overhead

    The following figure shows the allocation of bits 1 to 8 (i.e. Time Slot 0, TS0) in the CRC–4 Multiframe structure of synchronous 2Mb/s signal. CRC–4 is the abbreviation for Cyclic Redundant Check–4, a signal elaboration procedure to check the error integrity. Each CRC–4 multiframe, which is composed of 16 frames numbered 0 to 15, is divided into two 8–frame sub–multiframes (SMF), designated SMF–I and SMF–II which signify their respective order of occurrence within the CRC–4 multiframe structure.
  • Page 384 3.18.1.1 Organization of ISDN – PRA frames For each direction of transmission the following functions are provided by the synchronous ISDN–PRA 2048 Kb/s frames (refer to recommendation ETS 300 233): 30 time slots at 64 kb/s (numbered 1 to 15 and 17 to 31) for the transport of any appropriate allocation of the B, H0 and H1 channels.

  • Page 385: Atm Cells Mapping Into Sdh/Pdh Frames

    3.18.2 ATM cells mapping into SDH/PDH frames 34 D Bytes 34 D Bytes bytes 34 D Bytes 34 D Bytes 500us D Data Figure 233. Mapping of ATM cells into VC12 É É É É É É É É VC–4/VC–3 É...

  • Page 386: Figure 235. Mapping Of Atm Cells Into 2048 Kb/S Frame

    TS16: Reserved for signalling 256 bits / 125 µs Ç Ç Ç Ç Ç Header Ç Ç Ç Ç Ç Ç Ç Ç Ç Ç Ç Ç Header Ç Ç Ç Ç Ç Ç Ç Ç Header Ç Ç Ç Ç Ç Ç...

  • Page 387: Units Description

    4 UNITS DESCRIPTION In the following paragraphs are inserted the detailed information of each unit and subunit of the equipment. 4.1 21 x 2 Mbit/s access card (A21E1) (See Figure 237. on page 386) The 21 x2 Mbit/s access card provides the connections from back panel to the external line and viceversa for 21 PDH signals.

  • Page 388: Figure 237. 21 X 2 Access Card - Block Diagram

    Input–1 TO MAIN PORT INPUT SPIKE FROM LINE PROTECTION TO SPARE PORT Output–1 OUTPUT FROM MAIN PORT SPIKE TO LINE PROTECTION FROM SPARE PORT Input–21 TO MAIN PORT INPUT SPIKE FROM LINE PROTECTION TO SPARE PORT Output–21 OUTPUT FROM MAIN PORT SPIKE TO LINE PROTECTION...

  • Page 389: 34 Mbit/S Access Card (A3E3)

    4.2 3 X 34 Mbit/s access card (A3E3) ( See Figure 238. on page 388) The 3 x 34 Mbit/s access card provides the connections from back–panel to the external signals and vice versa for three PDH 75 ohm signals in compliance with the ITU–T G.703 rec. The following functions are implemented : –...

  • Page 390: Figure 238. 3 X 34 Access Card Block Diagram

    SIGNAL INPUT 1 DECODER EQUALIZER TO MAIN CARD HDB3/NRZ FROM COAX RETIMER HDB3 DATA FROM TO SPARE CARD PREVIOUSLY ACCESS CARD LOS TO MAIN CARD LOS TO SPARE CARD LOS FROM PREVIOUSLY ACCESS CARD ACCESS 1 – Input side SIGNAL OUTPUT 1 ENCODER TO COAX PULSE...

  • Page 391: 45 Mbit/S Access Card (A3T3)

    4.3 3 X 45 Mbit/s access card (A3T3) ( See Figure 239. on page 390) The 3 x 45 Mbit/s access card provides the connections from back–panel to the external signals and vice versa for three PDH 75 ohm signals in compliance with the ITU–T G.703 rec. The following functions are implemented : –...

  • Page 392: Figure 239. 3 X 45 Access Card Block Diagram

    SIGNAL INPUT 1 DECODER EQUALIZER TO MAIN CARD B3ZS/NRZ FROM COAX RETIMER B3ZS DATA FROM TO SPARE CARD PREVIOUSLY ACCESS CARD LOS TO MAIN CARD LOS TO SPARE CARD LOS FROM PREVIOUSLY ACCESS CARD ACCESS 1 – Input side SIGNAL OUTPUT 1 ENCODER TO COAX PULSE...

  • Page 393: X 140/Stm-1 O/E Adapter (A2S1)

    4.4 2 x 140/STM–1 O/E adapter (A2S1) (See Figure 240. on page 392) The A2S1 access card can house two independent modules that can be both electrical , both optical or a mix of the two. For the description of the electrical module see paragraph 4.15 on page 425. For the description of the optical module see paragraph 4.16 on page 427.

  • Page 394: Figure 240. 2 X 140/Stm-1 O/E Adapter (Access Card) Block Diagram

    INT LOOP1 LINE LOOP1 CMISS1 INPUT ELECTRICAL LASER DEG OPTICAL LINE1 MODULE LASER FAIL OUTPUT LASER SHUT DOWN DATA AND CLOCK TO/FROM PORT CARD +3.3 Vdc +3.3 Vdc (Vs) +5.2 VDC INT LOOP2 LINE LOOP2 CMISS2 INPUT ELECTRICAL OPTICAL LINE2 LASER DEG MODULE LASER FAIL...

  • Page 395: Stm-1 Electrical Access Card (A4Es1)

    4.5 4 x STM–1 electrical access card (A4ES1) (See Figure 241. on page 394) The A4ES1 access card is placed in the access area and allows the connection to the line coaxial cable for the High Speed port cards 4x STM1. INPUT side On the input side the signal CMI coming from the coaxial cable, is equalized , decoded into NRZ code and forwarded to main electrical port card.

  • Page 396: Figure 241. 4 X Stm-1 Access Card Block Diagram

    INPUT TO MAIN CARD TO SPARE CARD SWITCH INT LOOP1 FROM PREVIOUSLY ACCESS CARD TO SPARE CARD ACCESS 1 – Input side SWITCH FROM MAIN CARD Mask Adapter FROM SPARE CARD OUTPUT TO NEXT SWITCH ACCESS CARD LINE LOOP1 ACCESS 1 – Output side INPUT ACCESS 2 OUTPUT...

  • Page 397: Optical Access 12Xstm-1 (A12Os1E Or A12Os1Se)

    4.6 Optical Access 12xSTM–1 (A12OS1E or A12OS1SE) (Refer to Figure 242. on page 397) NOTE: the optical access card A12OS1E functinal description can be apllied also to the A12OS1SE access card. The only difference between the two boards is the mechanical dimension; as a matter of fact A12OS1E is two slot wide instead of one slot wide of the A12OS1SE.
  • Page 398 In the transmit path, De–serialise data from Backplane and send it to the STM–1 MAPPER/DEMAPPER” block. Control and Status signal processing: RIBUS I/F provides for power up status/configuration. Also, generation and monitoring of various status and control signals are done through the ports of RIBUS I/F like read remote inventory data from the EEPROM Timing Circuitry Provides a 19.44 MHz crystal oscillator and a 1:13 clock buffer for providing Reference clocks for the 12...

  • Page 399: Figure 242. 12 X Stm-1 Optical Access Card Block Diagram (A12Os1E Or A12Os1Se )

    TIMING CIRCUITRY CK19 MHz 1:13 CK12 Optical STM–1 Input/ Output laser fault (LF) laser off (LOFF) MODULE DATA & CK RECOVERY 8x414 Mb/s Data and alarms 2x1.66 Gb/s SERDES 1.8V DC/DC 1.5V CONVERTER 1.2V Optical laser fault (LF) Input/ laser off (LOFF) Output 3.3 V DC/DC...

  • Page 400: Electrical Access 16Xstm-1 (A16Es1E)

    4.7 Electrical Access 16xSTM–1 (A16ES1E) (Refer to Figure 243. on page 400) The A16ES1E board is 16 X STM–1 Access Card that provides line interface at STM–1 rate of 155 Mbps for 16 electrical signals using RF coaxial connectors. . The Card contains devices which recovers Data and Clock from the input and performs LOS detection, equalization, encoding and decoding functions.
  • Page 401 Control and Status signal processing: RIBUS I/F provides for power up status/configuration. Also, generation and monitoring of various status and control signals are done through the ports of RIBUS I/F like read remote inventory data from the EEPROM Timing Circuitry Provides timing circuitry, which includes 622 MHz VCXO and associated circuits for external clock generation and PLL function LEDs...

  • Page 402: Figure 243. 16 X Stm-1 Electrical Access Card Block Diagram (A16Es1E)

    CK19 MHz 622 MHz 2x1.66 Gb/s STM–1 16x414 Mhz Data and alarms Data DATA & CK RECOVERY Electrical Line Input/ 2x1.66 Gb/s Output Data SERDES 2x1.66 Gb/s 1.8V DC/DC 1.5V CONVERTER 1.2V Data DATA & CK 3.3 V DC/DC 48/60 V RECOVERY Electrical Line...

  • Page 403: High Speed Protection Access Card (Hprot)

    4.8 High Speed protection access card (HPROT) (See Figure 244. on page 402) The HPROT access card is used to realize EPS protection for High Speed ports. It realizes the connection between the Access Cards and Spare HS Port if protection request. See para 3.13.1 on page 322 for details.

  • Page 404: Figure 244. Hprot Access Card Block Diagram

    FROM PREVIOUS SPARE HS BOARD ACCESS CARD FROM PREVIOUS SPARE HSBOARD ACCESS CARD FROM PREVIOUS SPARE HSBOARD ACCESS CARD FROM PREVIOUS SPARE HSBOARD ACCESS CARD TO/FROM REMOTE RIBUS MATRIXE RIBUS INVENTORY +3.3 Vdc F FROM CONGI +3.3 Vdc FROM RELEVANT PORT CARD HPROT ACCESS CARD Figure 244.

  • Page 405: Isa - Ethernet Access Card (Eth-Atx)

    4.9 ISA – Ethernet access card (ETH–ATX) (See Figure 245. on page 404) The ETH–ATX access card is placed in the access area and is able to provide 14 x 10 /100 Mb/s Ethernet Interfaces to allows LAN to LAN connection. On the ETH–ATX access card only the physical interface function is implemented, so it must be used in conjunction with the relevant ETHERNET port where the signal is processed in order to be transported in a SDH VCx.

  • Page 406: Figure 245. Ethernet Access -Block Diagram

    Rate adapting VCX0 forced settings 125MHz Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î SELF RATE ADAPTING 1.2 Gb/s DATA Full–duplex Half–duplex SIPO 10 Mbit/s & Î Î Î 100 Mbit/s PISO Î...

  • Page 407: Isa - Gigabit Ethernet Access Card (Geth-Ag)

    ETHERNET or GIGABIT ETHERNET port where the signal is processed in order to be transported in a SDH VCx. Refer to paragraph 3.8.5.2 for details on ethernet architecture in 1660SM. In the following a generic description of the access card is given: INPUT side The four Gigabit Ethernet flows coming from the “Optical Transceiver “...
  • Page 408 Shelf Controller on the MATRIX card where are processed. The Alarms & Remote Inventory Management block is configurated by the RIBUS I/F; an external configuration interface is also available on the board, but the use is for Alcatel personnel only. Power Supply The access card receive the following voltage: –...

  • Page 409: Figure 246. Gigabit Ethernet Access Card -Block Diagram

    +3.3 Vdc 125 MHz 125 MHz OSC. INPUT OPTICAL MODULE Line #1 1000BASE–SX LASER FAIL Reset LASER SD 1000BASE–LX OUTPUT 1000BASE–ZX DATA #1 PCS sublayer Serializer/Deserializer 8B/10B Coding/Decoding +3.3 Vdc GMI Interface Autonegotiation OPTICAL INPUT MODULE Line #2 LASER FAIL 1000BASE–SX 3.3 Vdc LASER SD...

  • Page 410: Fea-Pr Fast Ethernet Access Card

    4.11 ISA –16 FEA–PR Fast Ethernet Access Card The 16FEA–PR access card provides 16 * 10/100 Mbit/s interfaces for use with the ISA–PR port card. The 16FEA–PR card occupies 2 Access slots within the chassis. This section provides a generic description of the 16FEA–PR Access Card. Functional Overview The primary function of the 16FEA–PR access card is to physically terminate client 10/100 Fast Ethernet interfaces.
  • Page 411 Data Path – Ingress The 16 physical Ethernet interfaces are hosted by a network processor embedded on the access card. Incoming packets are validated according to: • Correct Packet Format; Ethernet frame format as per IEEE 802.3 including: • 802.3 •...

  • Page 412: Table 50. 16Fea-Pr Card Leds Designation

    Performance Monitoring The 16FEA–PR card maintains performance monitoring counters at both Port and Queue levels. At the Port level these are standard Ethernet counters. At the Queue level these are discard counters. Control The 16FEA–PR card is managed via a controller hosted on the ISA–PR port card. The control bus can be used to read inventory information such as serial number, construction information &...

  • Page 413: Gba-Pr Fast Ethernet Access Card

    4.12 ISA – 2 GBA–PR Fast Ethernet Access Card The 2GBA–PR access card provides 2 * Gbit/s interfaces for use with the ISA–PR port card. The 2GBA–PR card occupies 2 Access slots within the chassis. The card itself comprises two sub–cards: •...
  • Page 414 Data Path – Ingress Incoming packets are validated according to: • Correct Packet Format; Ethernet frame format as per IEEE 802.3 including: • 802.3 • 802.1Q • Multiple stacked VLAN • Ethernet frame encapsulating MPLS payload (e.g. According to the Martini draft) •...

  • Page 415: Table 52. 2Gba-Pr Card Led Designation

    Performance Monitoring The 16FEA–PR card maintains performance monitoring counters at both Port and Queue levels. At the Port level these are standard Ethernet counters. At the Queue level these are discard counters. Control The 2GBA–PR card is managed via a controller hosted on the ISA–PR port card. The control bus can be used to read inventory information such as serial number, construction information &...

  • Page 416: Optical Booster (Bst10, Bst15, Bst17)

    The Booster unit is utilized when it is necessary to get longer span; it is intended for long haul applications, increasing link budget. Up to eight Booster units can be inserted in the Access Area of 1660SM equipment. The Booster can differ by output optical power values: +10 dBm, +15 dBm and +17dBm (minimum).
  • Page 417 Voltage reference generation • Power supplies alarm detection Compact OFA module Optical fibre amplifier module, an hybrid module of the Alcatel Optronics 1900 OFA family, acting as optical gain device with built–in input and output power monitoring photodiodes. Main components are: •...
  • Page 418 Information processing Information about state of the board is mainly processed by the DSP. The main processes are: • Alarm detection Alarms related to optical signal or OFA module are detected and processed by DSP; a few alarms related to HW in the board are detected by dedicated circuitry. All alarms are made available to external interface block.

  • Page 419: Figure 250. Bstxx - Card Block Diagram

    OFA module INPUT INPUT ERBIUM OUTPUT OUTPUT MONITOR ISOLATOR COUPLER DOPED ISOLATOR MONITOR FIBER FROM PORT LINE PUMP AUTOMATIC PUMP TEMPERATURE POWER LASER CONTROL CONTROL TEMP. I PUMP LASER COVER REMOVAL SHUTDOWN D/A conv. A/D conv. COPEN LOS IN ALARMS ALARMS GENERATION I PUMP...

  • Page 420: Optical 2.5 Gbit/S Preamplifier (Pr16)

    4.14 Optical 2.5 Gbit/s Preamplifier (PR16) (See Figure 251. on page 423 and Figure 252. on page 424) General features The unit will provide a non–regenerative direct optical amplification before the receive host system (i.e. without any optical–to–electrical–conversion) in the 1550 nm window. Target: output power level provisionable at –13.5 dBm.
  • Page 421 Compact OFA module (EDFA) Optical fibre amplifier module, is an hybrid module of the Alcatel Optronics 1900 OFA family acting as optical gain device with built–in output power monitoring photodiode. Main components are: • input optical splitter (90/100) to tap out of the module a fraction of the input power;...
  • Page 422 Information processing Information about state of the board is mainly processed by the DSP. The main processes are: • Alarm detection. Alarms related to optical signal or OFA module are detected and processed by DSP; a few alarms related to HW in the board are detected by dedicated circuitry. All alarms are made available to external interface block.
  • Page 423 Optical interfaces parameters Main items are: • FC/PC or SC/PC optical connectors • Wavelength bandwidth (main signal): 1530 to 1565 nm • (@ BER ≤ 10E –10 Input power: –38 dBm to –18 dBm • Output power: –14 dBm (to be connected to a JE3–CH34 optical receiver) Measures A measure of the following analogue parameters will be available to operator (by craft terminal or operating system) via shelf controller and equipment controller:...
  • Page 424 Traffic will be affected Actions required to operator: quick unit replacing • PW Fail: Power supply/reference voltage circuits failures. Consequent actions: shutdown of pump laser and TECH Classification: internal urgent alarm Traffic affected Actions required to operator: unit replacing • PuShd: Pump Shutdown: pump laser off (zero current) •...

  • Page 425: Figure 251. Pr16 Optical Path And Control Signal

    EDFA gain block from line PR16 main board port Filter–CH34 Figure 251. PR16 optical path and control signal 3AL 91669 AA AA...

  • Page 426: Figure 252. Pr16 Card Block Diagram

    OUTPUT (To STM–16 PORT) DATA & CONTROL FLASH MEMORY General Purpose gain block type INPUT Shutdown (From Line) cover open VREF I_Pump ok alim VREF CONVERTER P_out I_TEC Thermistor I_Pump CONVERTER I_TEC_N I_TEC_P P_in Config. & Status Management M–BUS Driver Shutdown Bus–OFF Remote...

  • Page 427: Electrical Module (Icmi)

    4.15 Electrical module (ICMI) (See Figure 253. on page 426 ) The electrical module can be housed in the Access card A2S1 and port cards P4E4N ,P4S1N, . Up to two modules can be housed in each card. The module contains : –...

  • Page 428: Figure 253. Stm-1 Electrical Module -Block Diagram

    Coax Input RETIMER DATA+CLOCK Rx INT LOOP1 Input side Coax output Mask DATA+CLOCK Tx Adapter LINE LOOP1 Output side CMISSn Remote to RIBUS I/F block Inventory +3.3 Vdc (Vs) ELECTRICAL MODULE +3.3 Vdc Figure 253. STM–1 Electrical module –block diagram 3AL 91669 AA AA...

  • Page 429: Optical Modules

    4.16 STM–1 optical modules (See Figure 254. on page 427) The STM–1 optical modules are the optical physical accesses for the STM–1 card. Different optical modules are available according to the connector type used (FC/PC or SC/PC), wave length ( IS–1.1, L–1.1, L–1.2, L–1.2JE) and source type [Single–Mode and Multi–Mode (MM1)].

  • Page 430: Optical Modules

    4.17 STM–4 optical modules See Figure 255. on page 428. The STM–4 optical modules are the optical physical accesses for the STM–4 card (only for 4 x STM–4 port, P4S4N). Different optical modules are available according to the connector type used (FC/PC or SC/PC) and wavelength (IS–4.1, L–4.1, L–4.2).

  • Page 431: Any Plug-In Modules

    4.18 4 x ANY plug–in modules The 4 x ANY plug–in optical modules are the optical physical accesses for the 4xANY HOST C card. Different optical modules are available according to the wavelenght and signal type to be transported (refer to Chapter 2.2.1 page 97) For the block diagram description refer the 4xANY HOST–C card (paragraph 4.45 on page 548 ).

  • Page 432: Gigabit Ethernet Optical Modules (1000B)

    4.19 Gigabit Ethernet optical modules (1000B) (Refer to Figure 256. on page) The Gigabit optical modules are the optical physical accesses for the “Gigabit Access Card” (GETH–AG) implementing PMD (Physical Medium Dependent) and the PMA (Physical Media Attachment Sublayer) functions according to IEE 802.3. Different optical modules are available according to the wave length (1000BASE–SX, 1000BASE–LX, and 1000BASE–ZX).

  • Page 433: 63 X 2 Mbit/S Port Card (P63E1)

    4.20 63 x 2 Mbit/s port card (P63E1) (See Figure 257. on page 433) The P63E1 is a bidirectional unit which interfaces 63 plesiochronous 2048 kbit/s signals and the STM4–BPF signal (BPF=backpanel format). Due to the backpanel format (STM4–BPF or STM4*), the 63 plesiochronous 2 Mbit/s signals that can be housed in an STM–1 frame, are dropped / inserted in the AU4#1 of the STM–4* frame.
  • Page 434 • LTCT Sk : This block performs Tandem Connection Monitoring / Termination and Adaptation Sink functions, according to ITU and ETSI standards, on Low Path tributaries (configuration choice between Monitoring and Termination is by preset). It extracts from incoming Low order VC the BIP–2 parity and N2 byte, and then operates alignment, detection and correlation of alarms, error check.

  • Page 435: Figure 257. 63 X 2 Mbit/S Card - Block Diagram

    2Mb/s Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î inputs Input side 2Mb/s #1 Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î...

  • Page 436: 63 X 2 Mbit/S / G703 / Isdn-Pra Port Card ( P63E1N-M4)

    4.21 63 x 2 Mbit/s / G703 / ISDN–PRA port card ( P63E1N–M4) (See Figure 258. on page 437). The 63 x 2 Mbit/s /G.703/ISDN–PRA port is similar to the basic 63 x 2 Mbit/s port, described in the previous paragraph 4.20 on page 431, with the difference that the present board implements also the NT functionality on ISDN Primary Rate Access (PRA) and the “Retiming function”...
  • Page 437 – E bit insertion (E): the outgoing E bit is set to 0 when • a failure condition (FC ) is detected on signal from SDH network (UP2Min); • errors (ERR ) are detected on data from SDH network (UP2Min); •...
  • Page 438 – Failure Condition: the Failure Condition FC alarm is the “OR” of SSF , AIS , AUXP alarms. N.B. SSF =Server Signal Fail, from upstream. – REI alarm detection (E): the REI alarm is detected if E=0. – RAI alarm detection (A): the RAI alarm is detected if active for 5 consecutive frames.

  • Page 439: Figure 258. 63 X 2 Mbit/S G.703/Isdn-Pra, Block Diagram

    Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Input side 2Mb/s #1 2Mb/s Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î...

  • Page 440: Figure 259. Functional Diagram Of The Nt Isdn-Pra Block

    Figure 259. Functional Diagram of the NT ISDN–PRA block 3AL 91669 AA AA...

  • Page 441: X 34/45 Mbit/S Port Card (P3E3T3)

    4.22 3 x 34/45 Mbit/s port card (P3E3T3) (See Figure 260. on page 441) The P3E3T3 port card is a bidirectional interface from/to three PDH streams at 34 Mbit/s or at 45 Mbit/s switchable and the STM4–BPF (BPF=backpanel format ). Due to the back panel format, the 3 plesiochronous 34 or 45 Mbit/s signals that can be housed in an STM–1 frame, are dropped/inserted in the AU4#4 of the STM–4 frame.
  • Page 442 OUTPUT side • LPA (S3/P3_A_Sk) VC3 demapping and desynchronization C2 monitoring AIS generation • LPT ( S3_TT_Sk) LP–TIM detection (J1 monitoring) LP–SLM and UNEQ detection (C2 monitoring) RDI detection REI recovery B3 BIP–8 count and error detection F2 and F3 bytes extraction and sending to AUX* bus and DCC* bus •...

  • Page 443: Figure 260. 3X34/45 Port Card -Block Diagram

    AUX DCC CK 38.88 34/45 Mb/s #3 Input side Data IN LTCA LTCT ASSEMBLY STM4 4 X 38.88 Mbit/s 622 Mbit/s Output side STM–4 & TIMING Data OUT G.A. LTCA LTCT DISASS. CK 38.88 TIMING CK syst. AUX DCC CK 38.88 34/45 Mb/s #2 Input side Data IN...

  • Page 444: Stm-1 Electrical/Optical Port Card (P4S1N)

    4.23 4 x STM–1 electrical/optical port card (P4S1N) (See Figure 261. on page 446 ) The 4 x STM–1 port processes up to four STM–1 streams. A max. of two electrical or optical modules can be housed on the card to give physical access to the STM–1 signal. The remaining two physical accesses are on the relevant access card .
  • Page 445 INPUT side : from line to MSP block on MATRIX SPI (OSn/RSn_A_Sk) : it descramblers the incoming signal , counts the OOF and reveals the LOF alarm. RST (RSn_TT_Sk) : performs frame alignment detection (A1, A2) , regenerator section trace recovery (J0) and mismatch detection, BIP–8 Errored Block count.
  • Page 446 From LPC matrix to HPC matrix HPA (Sn/Sm_A_So) : VC4 assembly, TU pointer generation, TU–AIS generation , signal label insertion, HPT (Sn_TT_So) : path trace identification insertion, RDI and REI indications insertion, VC–4 BIP–8 calculation and insertion. Moreover: F2 and F3 byte insertion (Tx side) : F2/F3 bytes are inserted on the DCC frame N1 byte insertion (Tx side) : for the network Tandem Connection Termination &...
  • Page 447 Tx side (from LPC matrix to HPA ): • insertion of VC–m unequipped signal label • path trace insertion • BIP–2 insertion • REI and RDI insertion LSUT is used to monitor unequipped path trails . The main tasks of LPOM are : •...

  • Page 448: Figure 261. 4 X Stm-1 Electrical/Optical Port Block Diagram

    System–clock a System–clock b G.A. (1a) to/from HPC matrix PISO (1b) (X Link) & SIPO (1c) 1st INTERFACE (1d) (2a) to/from LPC matrix PISO (L link) (2b) & (2c) LPOM SIPO LSUT (2d) F2, F3 to/from HPOM Optical or Electrical (3a) Optical HPC matrix...

  • Page 449: 140/Stm1 Switchable O/E Port Card (P4E4N)

    4.24 4 X 140/STM1 switchable O/E port card (P4E4N) (See Figure 262. on page 452 and Figure 263. on page 453) The 4 X 140/STM1 switchable O/E port card is a bidirectional unit which interfaces up to four plesiochronous 140 Mbit/s (E4) or Synchronous 155 Mbit/s (STM–1) with STM4–BPF (BPF=backpanel format ).
  • Page 450 TTF BLOCK ( SPI, RST, MST, MSA) This block performs the Transport Terminal Functions (sink on Input side, source on Output side) for STM–1 signals. TTF block provides the T1 timing references at 2 MHz , derived from the STM–1 input signals. INPUT side : from line to MSP block on MATRIX SPI (OSn/RSn_A_Sk) : it descramblers the incoming signal , counts the OOF and reveals the LOF alarm.
  • Page 451 From LPC matrix to HPC matrix HPA (Sn/Sm_A_So) : VC4 assembly, TU pointer generation, TU–AIS generation , signal label insertion, HPT (Sn_TT_So) : path trace identification insertion, RDI and REI indications insertion, VC–4 BIP–8 calculation and insertion. Moreover: F2 and F3 byte insertion (Tx side) : F2/F3 bytes are inserted on the DCC frame N1 byte insertion (Tx side) : for the network Tandem Connection Termination &...
  • Page 452 Tx side (from LPC matrix to HPA ): • insertion of VC–m unequipped signal label • path trace insertion • BIP–2 insertion • REI and RDI insertion LSUT is used to monitor unequipped path trails . The main tasks of LPOM are : •...
  • Page 453 OUTPUT side : from MATRIX to line The circuits concerned are: MSA (inside the G.A.): It performs AUG assembly, AU–4 pointer generation, AU–AIS generation MST and RST (inside the G.A.):this two functions are necessary to create a STM–1 signal in order to interface the G.A with the “Mapper/Demapper 140–PDH/155–STM–1”...

  • Page 454: Figure 262. 4 X 140/Stm-1 Electrical / Optical Port Block Diagram

    System–clock a G.A. System–clock b (1a) to/from HPC matrix (X Link) PISO (1b) & SIPO (1c) 1st INTERFACE (1d) to/from LPC matrix (2a) (L link) Int. PISO (2b) & Loop LPOM (*) (2c) SIPO Line LSUT (2d) Loop EN 140/155 HPOM F2, F3 HSUT...

  • Page 455: Figure 263. Mapper /Demapper 140-Pdh / 155-Stm1 Block Diagram

    EN 140/155 MAPPER/DEMAPPER 140–PDH/155–STM1 EN 140/155 DATA 155 Mbit/s to G.A. PISO Data In Pointer SIPO Insert Generation into C4 PDH AIS C3,B3 Detector G.A. SDH LOS PDH LOS processing EN 140/155 MANAGEMENT DATA from G.A. Data Out SIPO ALIGNER 140 Mbit/s POH EXTRACTION PISO...

  • Page 456: Stm-1 Port (P4Es1N)

    4.25 4 x STM–1 port (P4ES1N) (See Figure 264. on page 458 ) The 4 x STM–1 port processes up to four STM–1 streams. The physical accesses to the four STM–1 signals are available on the relevant access card. The SDH functions required to manage STM–1 signal are implemented by the G.A. mounted on the board. It interfaces the two MATRIX card via backpanel.
  • Page 457 INPUT side : from line to MSP block on MATRIX SPI (OSn/RSn_A_Sk) : it descramblers the incoming signal , counts the OOF and reveals the LOF alarm. RST (RSn_TT_Sk) : performs frame alignment detection (A1, A2) , regenerator section trace recovery (J0) and mismatch detection, BIP–8 Errored Block count.
  • Page 458 From LPC matrix to HPC matrix HPA (Sn/Sm_A_So) : VC4 assembly, TU pointer generation, TU–AIS generation , signal label insertion, HPT (Sn_TT_So) : path trace identification insertion, RDI and REI indications insertion, VC–4 BIP–8 calculation and insertion. Moreover: F2 and F3 byte insertion (Tx side) : F2/F3 bytes are inserted on the DCC frame N1 byte insertion (Tx side) : for the network Tandem Connection Termination &...
  • Page 459 Tx side (from LPC matrix to HPA ): • insertion of VC–m unequipped signal label • path trace insertion • BIP–2 insertion • REI and RDI insertion LSUT is used to monitor unequipped path trails . The main tasks of LPOM are : •...

  • Page 460: Figure 264. 4 X Stm-1 Electrical Port Block Diagram

    System–clock a G.A. System–clock b (1a) to/from HPC matrix 1st INTERFACE PISO (1b) (X Link) & SIPO (1c) (1d) (2a) to/from LPC matrix (L Link) PISO (2b) & (2c) LPOM SIPO LSUT (2d) F2, F3 to/from HPOM (3a) Optical HPC matrix HSUT PISO (H Link)

  • Page 461: Port 16Xstm1 - 4Xstm4 (P16S1-4E)

    4.26 Port 16xSTM1 – 4xSTM4 (P16S1–4E) (Refer to Figure 265. on page 461) General The board P16S1–4E provides either 4 STM–4 optical interfaces or 16 STM–1 Optical/Electrical interfaces (along with the Optical/Electrical Access Board) (refer to Figure 89. on page 189). The P16S1–4E board along with A12OS1E Optical Access board allows the transport of 16 optical STM1 streams by means of 16 SFP optical transceivers.
  • Page 462 Provides RIBUS device for power up status/configuration. Also, generation and monitoring of various status and control signals are done through the ports of RIBUS. Provides device to control and configure the two “DATA BACK PLANE INTERFACE” blocks through the SPI bus and process DCC and AUX channels at the backplane. Provide EEPROM for storing the configuration data.

  • Page 463: Figure 265. 16X Stm-1 - 4X Stm-4 Port Block Diagram

    8x414 Mb/s Data and alarms 2x1.66 Gb/s SERDES Laser Restart CK19 MHz System–clock a TIMING 622.08 MHz System–clock b Optical CIRCUITRY STM–1 CLK 38.88 MHz Input/ MFSYNC Output laser fault (LF) laser off (LOFF) DATA MODULE BACK–PLANE DATA & CK INTERFACE RECOVERY Optical...

  • Page 464: Oc3 Au3/Tu3 Conversion Port (P4Oc3)

    4.27 4 x OC3 AU3/TU3 CONVERSION port (P4OC3) (Refer to Figure 266. on page 468) This board can manage up to 4 x OC–3 (SONET) streams. The board hosts up to 2 interfaces into the front panel, which can be equipped with Electrical (ICMI) or Optical plug–in modules (IS–1.1, IL–1.1, IL–1.2, MM1).
  • Page 465 AU3–TU3 Rx The AU3 to TU3 conversion block contains: • time–division Pointer Interpreter of the 3 AU3s • Pointer buffer • Pointer Generator of the 3 TU3 multiplexed inside the AU4 • Pointer Generator of the AU4 HPT* So This block performs: •...
  • Page 466 MST/RST So This block performs: • insertion of extracted and stored SOH bytes • calculation and insertion of B1 and B2 bytes • standard SONET scrambler PISO: this block performs the Parallel to Serial conversion (PISO) of the SONET STS3/OC3 stream towards the line.
  • Page 467 TTF BLOCK ( SPI*, RST, MST, MSA) This block performs the Transport Terminal Functions (sink on Input side, source on Output side) for the 155 Mbit/s signals. INPUT side : from line to MSP block on MATRIX SPI* (OSn/RSn_A_Sk) : it descramblers the incoming signal , counts the OOF and reveals the LOF alarm.
  • Page 468 From LPC matrix to HPC matrix HPA (Sn/Sm_A_So) : VC4 assembly, TU pointer generation, TU–AIS generation , signal label insertion, HPT (Sn_TT_So) : path trace identification insertion, RDI and REI indications insertion, VC–4 BIP–8 calculation and insertion. Moreover: F2 and F3 byte insertion (Tx side) : F2/F3 bytes are inserted on the DCC frame N1 byte insertion (Tx side) : for the network Tandem Connection Termination &...
  • Page 469 Tx side (from LPC matrix to HPA ): • insertion of VC–m unequipped signal label • path trace insertion • BIP–2 insertion • REI and RDI insertion LSUT is used to monitor unequipped path trails . The main tasks of LPOM are : •...

  • Page 470: Figure 266. 4 X Oc3 Au3/Tu3 Conversion Port(P40C3)

    System–clock a G.A. System–clock b (1a) to/from HPC matrix (X Link) PISO (1b) & SIPO (1c) 1st INTERFACE (1d) to/from LPC matrix (2a) (L link) Int. PISO (2b) & Loop LPOM (*) (2c) SIPO Line LSUT (2d) Loop HPOM F2, F3 HSUT to/from (3a)

  • Page 471: Figure 267. Au3/Tu3 Conversion Block

    AU3/TU3 CONVERSION block RSOH bytes MSOH bytes BYPASS B1 error for compensation B2 error for compensation Data from plug–in AU3–TU3 Rx DATA module to G.A. Aligner SIPO HPT* MST* RST* PISO AU4* B3, C2 BUFFERING RSOH bytes MSOH bytes BYPASS Data DATA plug–in...

  • Page 472: Optical Ports

    4.28 STM–4 optical ports (See Figure 268. on page474) The STM–4 port processes an optical STM–4 stream. Different STM–4 optical port are available according to the connector type (FC/PC or SC/PC) and wave length (S–4.1, L–4.1, L–4.1JE, L–4.2 and L–4.2JE); in the following a generic description is given. The SDH functions required to manage STM–4 signal are implemented by the G.A.
  • Page 473 MST (MSn_TT_Sk) : performs BIP–24 errored block count, MS–REI recovery, MS–RDI and MS–AIS detection. TSD is applied in case of MS–DEG (signal degrade), TSF is applied if MS–AIS is detected. MSA (MSn/Sn_A_Sk) : performs AU4’s pointer interpretation, LOP and AIS detection, pointer justification.
  • Page 474 From LPC matrix to HPC matrix HPA (Sn/Sm_A_So) : VC4 assembly, TU pointer generation, TU–AIS generation , signal label insertion, HPT (Sn_TT_So) : path trace identification insertion, RDI and REI indications insertion, VC–4 BIP–8 calculation and insertion. Moreover: F2 and F3 byte insertion (Tx side) : F2/F3 bytes are inserted on the DCC frame N1 byte insertion (Tx side) : for the network Tandem Connection Termination &...
  • Page 475 Tx side (from LPC matrix to HPA ): • insertion of VC–m unequipped signal label • path trace insertion • BIP–2 insertion • REI and RDI insertion LSUT is used to monitor unequipped path trails . The main tasks of LPOM are : •...

  • Page 476: Figure 268. Stm-4 -Block Diagram

    System–clock a System–clock b G.A. to/from HPC matrix (X Link) to/from LPC matrix (L Link) LPOM F2, F3 LSUT HPOM HSUT OPTICAL OPTICAL to/from INTERFACE HPC matrix INPUT/ K1,K2 OUPUT (H Link) STM–4 Tx side K1,K2,TP Insertion Rx side LASER D. Insertion DCCM DCCR...

  • Page 477: Stm-4 Optical Port (P4S4N)

    4.29 4 x STM–4 optical port (P4S4N) Note: this board does not support Low Order traffic termination The 4 x STM–4 port can processes up to four STM–4 streams but only two can be terminated so only two can be used. A maximum of two optical modules can be housed on the card to give physical access to the STM–4 signal.
  • Page 478 TTF BLOCK (SPI, RST, MST, MSA) This block performs the Transport Terminal Functions (sink on Rx side, source on Tx side) for the STM–4 signal. TTF block provides the T1 timing references at 2 MHz, derived from the STM–4 input signals. INPUT side : from line to MSP MATRIX SPI (OSn/RSn_A_Sk) : it descramblers the incoming signal, counts the OOF and reveals the LOF alarm.
  • Page 479 HPOM, HSUT block The GA provides also the HSUT, HPOM (alternative) both in RX and TX side. The main task of HSUT are: RX side (from MSA to HPC matrix): • path trace information recovery • REI recovery • HP–RDI detection (path status monitoring •...
  • Page 480 Other functions Other functions implemented are: • RIBUS I/F This block is used to read/write from/to the ”RIBUS” stream, to control the LED on the unit, to release the Management–bus in case of power failure, and to use the remote inventory. •...

  • Page 481: Figure 269. 4Xstm-4 Optical Port Block Diagram

    System–clock a System–clock b G.A. HPOM HSUT OPTICAL TTF #1 OPTICAL INTERFACE INPUT/ to/from OUPUT K1,K2 HPC matrix STM–4 Tx side K1,K2,TP Insertion Rx side LASER D. Insertion DCCM DCCR LASER F. OPTICAL MSOH RSOH INPUT/ OUPUT TTF #2 TTF #3 (not used) TTF #4 (not used) Config.

  • Page 482: Isa - Atm Matrix 4X4 (Atm4X4)

    4.30 ISA – ATM MATRIX 4X4 (ATM4X4) (See Figure 270. on page 486) This unit realize an ATM switching matrix with a total bandwidth of 622Mbit/s. The board is able to manage up to 16 LT where LT is a physical or logical channel where is mapped an ATM flow (E1, E3, VC12, VC3, VC4).
  • Page 483 Rx side : from line to MSP matrix on the MATRIXE board SPI (OSn/RSn_A_Sk) : it descramblers the incoming signal , counts the OOF and reveals the LOF alarm. RST (RSn_TT_Sk) : performs frame alignment detection (A1, A2) , regenerator section trace recovery (J0) and mismatch detection, BIP–8 Errored Block count.
  • Page 484 • LPA (S12/P12x_A_Sk): It extracts the VC12–POH and processes the TU12 pointer. • V5[5–7]: Signal label detection in the byte V5[5–7] ––> Signal label Mismatch detection • AIS or SSF is applied if Signal label Mismatch is detected If the signal is unstructured the incoming signal (L Link) is sent through the SWITCH to the HPT block. HPT (Sn_TT_Sk) : path trace information is recovered, REI information is recovered, HP–RDI and UNEQ are detected, VC4 BIP–8 errored count block.
  • Page 485 HPOM (Higher order path overhead monitoring) Snm_TT_Sk : signal termination , J1 path recovering , REI information recovering, HP–RDI detection (path status monitoring) , UNEQ and VC–AIS detection (signal label monitoring), VC4 BIP–8 Errored Block count. TSF is generated in case of SSF , UNEQ, TIM , AIS . TSD is generated in case of SD.
  • Page 486 – CONGESTION MANAGEMENT is the block that in the event of congestion is responsible to assure that cell with loss priority will be discarded before than cell with high priority. – TRAFFIC SHAPING:this function enhances the utilization of the buffer and matrix providing better switch performance, especially for burst data.
  • Page 487 [3] MATRIX The matrix is in charged of cross connect the incoming and outgoing cells according to the information received by the microprocessor. In case of Soft Permanent Virtual Connection ( Soft–PVC) the P–NNI signalling is supported. [4] MICROPROCESSOR The microprocessor present on the board performs the following functionality: –...

  • Page 488: Figure 270. Atm 4X4 Card - Block Diagram

    É É É from/to RSOH, MSOH, F2, F3 LASER D. bytes SERVICE É É É LASER F. System clock a LASER OFF É É É System clock b HPOM HSUT(*) É É É MODULE STM–1 (D+CK) É É É É É É 622 MHz DCCR DCCM...

  • Page 489: Isa - Atm Matrix 4X4 Enhanced (Atm4X4D3)

    4.31 ISA – ATM MATRIX 4X4 ENHANCED (ATM4X4D3) The functional description of the board is similar to ISA ATM4X4V2 (refer to paragraph 4.32); the only differences between the two boards is the number of TPs managed. As a matter of fact ATM4X4D3 board can manage up to 16 TPs among E1, E3, VC12, VC3, VC4, T3, E1 IMA group.
  • Page 490 • LPT (S12_TT_Sk): The LPT function terminates and processes the POH to determine the status of the defined path attributes. • trail trace identifier is recovered ––> TIM detection. • V5[1,2]: BIP–2 is recovered ––> Ex–BER, Signal Degrade alarm • V5[3]: REI bit is recovered and the derived performance primitives is reported.
  • Page 491 HPOM performs the monitoring of an equipped path while HSUT performs the termination of an unequipped path. From HPOM and HSUT are recovered : • the primitives used for Performance Monitoring (Errored block count, Defect seconds) • switching criteria for SNCP/N protection The two functions are alternative.
  • Page 492 – UPC/NPC:this function (policing) checks that the incoming traffic from a VPC is not violating the agreed traffic contract. UPC (User Parameter Control) and NPC (Network Parameter Control) perform the same function but in different parts of the network (respectively at User Network Interface and Network Node Interface ) –...
  • Page 493 – ATM MAPPING: the cell stream is inserted into transmission path payload E1, E3, VC3, VC4, VC4c; the E1 and E3 frames are sent to the output of the board mapped in VC12 and VC3 payload because of the processing that will be done in the equipment boards. [3] MATRIX The matrix is in charged of cross connect the incoming and outgoing cells according to the information received by the microprocessor.

  • Page 494: Figure 271. Atm4X4V2 Card - Block Diagram

    IMA TX FILLING CELL ICP CELL CELL STREAM IMA FRAME INSERTION INSERTION SPLITTING GENERATION É É É É IMA TX Struct/unstruct Struct/unstruct CELLs RATE SCRAMBLER DECOUPLING PROCESSING MAPPING CELL CELLs HEADER VERIFICATION DESCRAMBLER DELINEATION DEMAPPING DECOUPLING VERIFICATION & CORRECTION IMA RX SPATIAL HEADER CONGESTION...

  • Page 495: Isa - Atm Matrix 8X8 (Atm8X8)

    4.33 ISA – ATM MATRIX 8X8 (ATM8X8) (See Figure 272. on page 498 and Figure 273. on page 499) This unit realize an ATM switching matrix with a total bandwidth of 1.2 Gbit/s. As a matter of fact the unit is two slot wide and it is connected with the SDH Matrix (MATRIXE) through two link at 622 Mbit/s.
  • Page 496 • LPA (S12/P12x_A_Sk): It extracts the VC12–POH and processes the TU12 pointer. • V5[5–7]: Signal label detection in the byte V5[5–7] ––> Signal label Mismatch detection • AIS or SSF is applied if Signal label Mismatch is detected If the signal is unstructured the incoming signal (L Link) is sent through the SWITCH to the HPT block. HPT (Sn_TT_Sk) : path trace information is recovered, REI information is recovered, HP–RDI and UNEQ are detected, VC4 BIP–8 errored count block.
  • Page 497 [2] ATM signal processing N.B. The description that follows can be applied to both Figure 272. on page 498 and Figure 273. on page 499 RX side from SDH to MATRIX: – ATM DEMAPPING: this block extract the ATM cells from the transmission path payload E1, E3, VC3, VC4, VC4c;...
  • Page 498 TX side from MATRIX to SDH: – RATE REDUCTION: The purpose of this block is to smooth the average 622 Mbits/s traffic entering with bursts up to 1,2 Gb/s. This function uses four waiting queues, called Rate Reduction FIFOs, used to manage four priority levels fixed on a per connection basis.
  • Page 499 [3] MATRIX The matrix is in charged of cross connect the incoming and outgoing cells according to the information received by the microprocessor. In case of Soft Permanent Virtual Connection ( Soft–PVC) the P–NNI signalling is supported. [4] MICROPROCESSOR The microprocessor present on the board performs the following functionality: –...

  • Page 500: Figure 272. Atm 8X8 Card - Block Diagram Part A

    System clock a System clock b 622 MHz É É É É É É É É Struct/unstruct Struct/unstruct CELLs RATE SCRAMBLER DECOUPLING PROCESSING MAPPING CELL CELLs HEADER DESCRAMBLER VERIFICATION DELINEATION DEMAPPING DECOUPLING VERIFICATION & CORRECTION Ï Ï Ï Ï HEADER CONGESTION TRAFFIC UPC/NPC...

  • Page 501: Figure 273. Atm 8X8 Card - Block Diagram Part B

    System clock a System clock b 622 MHz É É É É É É É É Struct/unstruct Struct/unstruct CELLs RATE SCRAMBLER DECOUPLING PROCESSING MAPPING CELL CELLs HEADER VERIFICATION DESCRAMBLER DELINEATION DEMAPPING DECOUPLING VERIFICATION & CORRECTION HEADER CONGESTION TRAFFIC UPC/NPC TRANSLATION MANAGEMENT SHAPING HEADER...

  • Page 502: Isa-Packet Ring Edge Aggregator Unit (Prea1Gbe, Prea4Eth)

    4.34 ISA–Packet Ring Edge Aggregator Unit (PREA1GBE, PREA4ETH) (See Figure 275. on page 506.) There are two types of PR_EA: in the first version (PREA4ETH), it hosts a 4 x 10/100 BaseT Fast Ethernet module and the total traffic throughput is 1 Gb/s, in which 622Mb/s are contributed by the SDH matrix, and 400 Mb/s contributed by the 4 Fast Ethernet local ports.
  • Page 503 SDH termination: – SWITCH: The task of the SWITCH block is to send the signals coming from HPT or LPT block towards the matrices on the MATRIX unit. The selection is made according to the type of signal to be connected (L if it is structured, X if unstructured). The “L” signals are sent to LPT – LPA blocks, the “X”...
  • Page 504 – PPP: it provides to deassemble (in MPLS direction) the PPP frames (Point–to–Point Protocol), removing the PPP header, and to assemble them in SDH direction. It carries out, optionally, the “Martini encapsulation”, removing the FCS field from the ethernet frame and inserting a checksum value for the MPLS packet.
  • Page 505 Queuing management: – It provides to monitor the load of traffic in the local router, and to take measures for preventing the congestions, supported by the intra–board microcontroller, such as: management of many different queues and relative priorities, packets queuing, packets discarding, packets lifetime management, etc.
  • Page 506 Other functions implemented on the board are: • RIBUS I/F This block is used to read/write from/to the ”RIBUS” serial stream, to control the LED on the unit, to release the Management–bus in case of power failure, and to use the remote inventory. RIBUS I/F is powered by the + 3.3 VS supplied by the rear access panel.

  • Page 507: Figure 274. Mpls+4Fe Unit (Prea4Eth) - Block Diagram

    from/to RSOH, MSOH, F2, F3 bytes SERVICE HPOM System clock (T0) HSUT 622 MHz DCCR DCCM RSOH MSOH SDH–CS 4 x FE 2@50Mb/s SDH–CS PREAMBLE HDLC Struct/unstruct HDLC PUSH PUSH SNMP SNMP QUEUING MPLS MPLS–CS MANAGEMENT ROUTER SDRAM MPLS–CS MPLS–CS FLASH EPROM (EPS)

  • Page 508: Figure 275. Mpls+1Gbe Unit (Prea1Gbe) - Block Diagram

    from/to RSOH, MSOH, F2, F3 bytes SERVICE HPOM System clock (T0) HSUT 622 MHz DCCR DCCM RSOH MSOH SDH–CS 1 x GBE 8@125Mb/s SDH–CS PREAMBLE HDLC Struct/unstruct HDLC PUSH PUSH SNMP QUEUING MPLS MPLS–CS SNMP MANAGEMENT ROUTER SDRAM MPLS–CS MPLS–CS FLASH EPROM (EPS)

  • Page 509: Isa - Packet Ring Unit (Isa-Pr)

    4.35 ISA – Packet Ring unit (ISA–PR) The role of the ISA–PR functionality inside 1660SM is to provide a shared carrier–class Ethernet Packet Ring embedded either physically or logically into the SDH infrastructure, in a flexible manner over SDH Virtual Containers.
  • Page 510 The main functional blocks of the ISA–PR port card are as follows: • Optical transceivers – Physical ring interfaces: STM–4. • Framer ADM – Provides the SDH framing. • ADM (Add Drop Multiplexer) – Extracts traffic to be dropped in this port card, and merges traffic received from the access cards with through traffic on the ring.

  • Page 511: Table 54. Pr Unit Led Designation

    Data Path Port to Access The ISA–PR port card receives ring traffic over the SDH optical interfaces. The framer, which hosts the Ring interfaces, recovers and validates the frames and forwards them to ADM The ADM looks up the network tag (MPLS) makes a decision according to the following criteria:– •...
  • Page 512 Physical Interfaces The faceplate for the ISA–PR port module (shown in Figure 52. on page 142) presents the following connectors: SFP optical connections for SDH ring interfaces. The interfaces are designated W1 and W2 for West ring interface and E1 and E2 for East ring interface RS232 –...

  • Page 513: Optical Port (Two Slots Wide)

    The description is applicable to all the STM–16 optical ports of this release; up to four STM–16 optical port can be inserted in 1660SM. The units can be distinguished by letters L, S and I defining their dependance on optical components used for Long distance, Short distance or Intra Office.
  • Page 514 In the following block description, the new naming convention of the G.783 is reported. Refer to para. 3.3.4 on page 206 for details. The G.A.#1 send and receive four 622 Mbit/s signal (data + clock) to/from the G.A.#5 The SPI can detect an external LOS from the input line . The optical transmitter provides to the G.A.
  • Page 515 OUTPUT side : from MATRIX to line MSA (Ms/Sn_A_So) : it performs AUG assembly, AU–4 pointer generation, AU–AIS generation. The sixteen AU4 structure are byte interleaved in the STM–16 structure with fixed phase relationship vs. the same multiple signal. MST (MSn_TT_So) : it performs BIP–24 calculation and insertion, MS–REI MS–RDI and MS–AIS insertion.
  • Page 516 The G.A. provides also the HSUT, HPOM, (alternative) and LSUT, LPOM functions (alternative) both in Rx and Tx side. The main task of HSUT are: RX side (from MSA to HPC matrix): • path trace information recovery • REI recovery •...
  • Page 517 Other functions implemented are : • RIBUS I/F This block is used to: – read/write from/to the ”RIBUS” stream – control the LED on the unit – release the Management–bus in case of power failure – read remote inventory data. RIBUS I/F is powered by the + 3.3 Vdc supply by CONGI boards.

  • Page 518: Figure 277. Stm-16 Optical Port Block Diagram

    SYST CK A/B 622 MHz G.A.#1 to/from HPC matrix ( X link) Laser Restart Power Sync to/from LPC matrix (L link) 2488 Mbit/s 4 x 622 Mbit/s LPOM (*) OPTICAL G.A.#5 LSUT INPUT/ F2, F3 HPOM OUPUT HSUT to/from HPC matrix K1,K2 DEMUX (H link)

  • Page 519: Optical Slim Port (One Slot Wide)

    The description is applicable to all the STM–16 optical “slim” ports of this release; up to four STM–16 optical port can be inserted in 1660SM. The units can be distinguished by letters S (S–16.1) and I (the last is not available in current release) defining their dependance on optical components used for Short distance or Intra Office;...
  • Page 520 In the following block description, the new naming convention of the G.783 is reported. Refer to para. 3.3.4 on page 206 for details. The G.A.#1 send and receive four 622 Mbit/s signal (data + clock) to/from the G.A.#5 The SPI can detect an external LOS from the input line . The optical transmitter provides to the G.A.
  • Page 521 OUTPUT side : from MATRIX to line MSA (Ms/Sn_A_So) : it performs AUG assembly, AU–4 pointer generation, AU–AIS generation. The sixteen AU4 structure are byte interleaved in the STM–16 structure with fixed phase relationship vs. the same multiple signal. MST (MSn_TT_So) : it performs BIP–24 calculation and insertion, MS–REI MS–RDI and MS–AIS insertion.
  • Page 522 The G.A. provides also the HSUT, HPOM, (alternative) and LSUT, LPOM functions (alternative) both in Rx and Tx side. The main task of HSUT are: RX side (from MSA to HPC matrix): • path trace information recovery • REI recovery •...
  • Page 523 Other functions implemented are : • RIBUS I/F This block is used to: – read/write from/to the ”RIBUS” stream – control the LED on the unit – control the SERDES SETTINGS device (sending configuration etc.) – release the Management–bus in case of power failure –...

  • Page 524: Figure 278. Stm-16 Slim Port Block Diagram

    622 MHz SYST CK A/B G.A.#1 to/from HPC matrix( X link) Laser Restart Power Sync to/from LPC matrix (L link) 2488 Mbit/s 4 x 622 Mbit/s LPOM (*) OPTICAL G.A.#5 LSUT (H link) INPUT/ F2, F3 HPOM OUPUT HSUT to/from HPC matrix (L link) K1,K2...

  • Page 525: Optical Port

    4.38 STM–64 optical port (Refer to Figure 279. on page 525) Function of this unit is to be the STM–64 Port (9.95328 Gbit/s bit rate) of 1660SM system. It connects, via optical fibers, the system to the Transmission Network. The units can be distinguished by letters I, S and L defining their dependance on optical components used for Intra Office distance (links up to 2 Km), Short distance (links up to 40 Km) or Long distance .
  • Page 526 TX side functions • Serializer: SERDES block de–serialize the signal coming from the two MATRIXE (H, L, X links at 2.5 Gibit/s ) into 16x622 Mb/s signals forwarded to G.A.#1 – G.A.#9. • TTF function (64 x SA, MST Source, RST Source ). These functions are performed by GA #1 •...

  • Page 527: Figure 279. Stm-64 Optical Port Block Diagram

    G.A.#9 622Mb/s G.A.#2 PROCESSING Laser Restart (H link) LASER D. LASER F. (L link) G.A.#1 SERDES INPUT 311 Mb/s 622Mb/s 1:16 DEMUX DEMUX ( X link) 311 Mb/s 622Mb/s 16:1 OUPUT LASER OFF 622 MHz LP Filter SERDES M–BUS SETTINGS Driver Remote Inventory...

  • Page 528: Isa - Ethernet/Fast Ethernet Port (Eth-Mb)

    4.39 ISA – Ethernet/Fast Ethernet port (ETH–MB) (See Figure 280. on page 529) The ETHERNET–PORT is a new unit able to process twenty–five (10/100 Mbit/s) Ethernet and fast Ethernet streams and to map them towards the SDH world. The Ethernet frames are inserted into a GFP (Generic Framing Procedure) packet which is a universal container for data traffic.
  • Page 529 The functions implemented on the board are the following: – Ethernet frames processing: • SELF RATE ADAPTING and interfacing with the line: The Ethernet streams come into the unit via eleven connectors RJ45 on the front–cover, just after there are the transformers to realize the crossover function. The inner part of the line interface comprises the “Self Rate Adapting”...
  • Page 530 • VCXO: On the unit is present a VCXO supplying a 125MHz clock to all the logics processing the Ethernet signal. – SDH termination: • SWITCH: The task of the SWITCH block is to send the signals coming from HPT or LPT block towards the matrix on the MATRIX board.

  • Page 531: Figure 280. Ethernet Port (Eth-Mb) - Block Diagram

    System clock a 622 MHz System clock b SDH–CS SDH–CS Power Sync. VCX0 125MHz Struct/unstruct Î Î Î Î Î Î Î Î Î Management System clock SELF RATE Î Î Î É É Configuration Memory ADAPTING Î Î Î É...

  • Page 532: Isa -Giga Ethernet Main Board (Geth-Mb)

    4.40 ISA –Giga Ethernet Main Board (GETH–MB) (See Figure 281. on page 533). This unit allows the management of Giga–bit Ethernet data and their transportation over the SDH network. The connections to the Ethernet network are accomplished by means of 8 full–duplex ethernet optical interfaces, type 1000Base–LX , 1000Base–SX, 1000Base–ZX , of which four are located on the front of the board, and four are on the GigaEthernet Access Unit;...
  • Page 533 • SIL: it provides to acknowledge the ethernet inter–frames silences and to discard them. In this way the useful data only are transferred to the subsequent data buffer. • BUFF: it is a buffer in which the ethernet data are written by means of a smooth ethernet clock, as they are ready, and then are read by the GFP mapper.
  • Page 534 VCXO25MHz: It generates a 25 Mhz frequency and, by means of a x5 multiplier, the 125 MHz ethernet transmitter reference clock. 622MHz PLL: It is a phase locked loop generating the 622 Mhz reference clock for timing the downstream data toward the ethernet interfaces.

  • Page 535: Figure 281. Gigabit Ethernet Unit - Block Diagram

    155MHz 622 MHz System clock (T0a, T0b) 622MHz SDH–CS SDH–CS 155MHz SDH–BP XC & VC @155Mb/s SDH–BP GFP–SDH @622Mb/s 125MHz ALIGNMENT PowerSync. BUFFER @1.25Gb/s ETH–GFP 125MHz 155MHz 2x40@125Mb/s SIPO GbEth I/F & PISO BUFF 2x40@125Mb/s 2x8@155Mb/s 125MHz ETH–CS TABLES 125MHz 125MHz 125MHz VCX0...

  • Page 536: Isa- Ethernet Switch (Es1-8Fe)

    4.41 ISA– Ethernet switch (ES1–8FE) The board ISA–ES1–8FE mainly works as a LAN switching, and in particular it provides the service of connecting two LANs as a point to point connection between two routers or switches through an SDH network. The connections to the Ethernet network are accomplished by means of eight local 10/100 Base T ethernet interfaces located on the front of the board, and eight ethernet over SDH interfaces through back–panel.
  • Page 537 [3] Ethernet Mapping over SDH (GFP/LAPS) Ethernet packets are encapsulated and mapped into SDH frames for transmission. Ethernet mapper supports 8 independent channels for EOS encapsulation. Each channel can be mapped with multi SDH containers with appropriate bandwidth, such as VC12s/VT1.5, VC3s/STS–1s, or VC4s/STS–3c.
  • Page 538 [7] RIBUS interface This block is used to read/write from/to the ”RIBUS” serial stream (SPI: serial peripheral inventory), to control the LED on the unit, to release the Management–bus in case of power failure, and to use the remote inventory. RIBUS I/F is powered by the + 3.3 VS supplied by the rear access panel. The following information/alarms coming from the boards are collected and sent to EQUICO: –...

  • Page 539: Figure 282. Isa Es1-8Fe Block Diagram

    System clock a System clock b Link H Link X CONVERTER Link L Î Î Î From/to SDRAM Î Î Î Ethernet Ethernet Switch Ethernet Physical Mapper Module Interface (GFP, LAPS) Î Î Î Î Î Î Configuration & Status SNMP RESTART MICROPROCESSOR...

  • Page 540: Isa- Ethernet Switch (Es1-8Fx)

    4.42 ISA– Ethernet switch (ES1–8FX) The description of the board is similar to the ISA ES1–8FE (refer to paragraph 4.41 on page 534) taking into account that ISA ES1–8FX has eight 100 Base FX Optical SFP module instead of 10/100 Base T. 4.43 ISA–...
  • Page 541 [2] Ethernet Switch module In ISA ES4–8FE board, 25 ports are used, in which 8 of them for 100BASE–T line side interface, one for 1000Base SX, LX, ZX while other 16 for SDH mapper. The basic functions supported are following listed: •...
  • Page 542 [5] SDH interfacing with Back Panel (TTF and LVC) The TTF block is connected to the two central boards (MATRIXN) through 1 +1 links @622 Mbit/s in LVDS. TTF (Transport Terminal Function) block provides SDH termination for Regenerator Section and Multiplex Section.
  • Page 543 The other functions implemented on the board are: • REMOTE INVENTORY It is the memory containing the board information, for identification purposes (see para. 3.17 on page 370 for details). • M–BUS Driver It drives the input–output gates of the Management–bus (ISPB: intra–shelf parallel bus). These drivers can be disabled (by the Bus–OFF signal) in case of power failure.

  • Page 544: Figure 283. Isa Es4-8Fe Block Diagram

    System clock a System clock b Link H Link X Link L 4XSTM–1 From/to SDRAM Î Î 1XSMII 2xSMII Î Î (8 Fast Ethernet) (16 FE) Ethernet Ethernet Ethernet Mapper Physical Switch (GFP, LAPS) Interface 2xGMII Module 2XGMII (2 GB E) Î...

  • Page 545: Isa Es-16

    4.44 ISA ES–16 (Refer to Figure 284. on page 547) ISA ES16 unit has a throughput towards the SDH network of 2.5 Gbit/s and it hasn’t any local Ethernet interfaces on the front pane (stand–alone operation)l. The board is able to manage local Ethernet interfaces, but it has to be equipped together with the access card, which has to be plugged into the Access Area.
  • Page 546 Ethernet access through FE access module or GBE acc module ISA ES 16 is a single height module that fits in any port slot 1660SM equipment. The equivalent backplane capacity is 1xSTM4 in normal slot or 2xSTM4 in enhanced slots Local data access are available through access slot equipped with 14xFE access card or 4xGBE access card.
  • Page 547 Although “VCG management block” can transport several type of layer 2 or 3 formats, foreseeable applications of ISA ES16 only calls for transport of Ethernet and MPLS frames. Extracted frames are sent for further processing to “ETHERNET Mapper” block the function of which are: –...
  • Page 548 RIBUS interface This block is used to read/write from/to the ”RIBUS” serial stream (SPI: serial peripheral inventory), to control the LED on the unit, to release the Management–bus in case of power failure, and to use the remote inventory. RIBUS I/F is powered by the + 3.3 VS supplied by the rear access panel. The following information/alarms coming from the boards are collected and sent to PQ2/EQC: –...

  • Page 549: Figure 284. Isa Es16 Unit Block Diagram

    1,2 Gb/s DATA SIPO & PISO System clock a G.A. System clock b Link L Link H Ethernet MUX/ LAYER 2 Link X DEMUX Mapper Processing management EPS–ISSB RESTART SNMP SDRAM MICROPROCESSOR FLASH EPROM COMPACT FLASH CONTROL BRIDGE Management Bus (ISPB) M–BUS Driver PowerSync.

  • Page 550: Any Host C Card

    4.45 4 X ANY HOST C card (Refer to Figure 285. on page 552) This port realizes the mapping of up to 4 “client” signals, into an equivalent bandwidth up to 16 AU4’s; the client allocation depends on the operative bitrate of client signal to be mapped, so as the availability of 16 AU4’s (rather than 8 AU4’s) is related to the type of slot used for the board equipment (refer to paragraph 3.10 on page 293 for details).
  • Page 551 – MSA block: it performs 16 POINTER GENERATOR functions in parallel, according to ITU and ETSI, on an AU–4 mapping basis. – MST block: it is located in FPGA and performs Multiplex Section Termination Source: • K2 byte is also processed for RDI insertion. RDI is inserted according to sink function consequent actions;...
  • Page 552 – MSA block: pointer detection process. The pointer interpreter can detect two defect conditions: • Loss Of Pointer (LOP); • AU–AIS. If either of these defect conditions are detected, then a logical all–ones (AIS) signal is generated – HPT block: •...
  • Page 553 The other functions implemented on the board are: • RIBUS I/F This block is used to read/write from/to the ”RIBUS” serial stream (SPI: serial peripheral inventory), to control the LED on the unit, to release the Management–bus in case of power failure, and to use the remote inventory.

  • Page 554: Figure 285. 4 X Any Host C Card Block Diagram

    VCXO 622.08 4xANY module Primary 2XANY Client Vitual FPGA G.A. Concatenation 4xANY module Client FRAMER Ï Ï Ï Ï MST/RST Ï Ï 4xANY module Secondary 2xANY Client System clock a Ï Ï Ï System clock b Vitual Ï Ï Ï Concatenation Client Ï...

  • Page 555: Coadm1

    4.46 COADM1 (Refer to Figure 286. on page 554) The COADM1 board is two slots wide and can be plugged in every slot of the Access Area without constraint. COADM 1 channel unit realizes wavelengths multi–demultiplexing allowing to add/drop 1 ch out of the 8 supported according to CWDM grid and the pass–through of remaining WDM channels not terminated.

  • Page 556: Figure 286. Coadm1 Unit Block Diagram

    To/From colored port transponder CWDM λx 1xx0 output signal CWDM λgrid – λx OADM λx 1xx0 CWDM input signal CWDM λgrid – λx DETECTION LOS HANDLING To/From OADM opposite side Remote Inventory EEPROM RIBUS COADM1 unit SPI bus TO / FROM Shelf Controller on MATRIX board Figure 286.

  • Page 557: Coadm2

    4.47 COADM2 (Refer to Figure 287. on page 556) The COADM2 board is two slots wide and can be plugged in every slot of the Access Area without constraint. OADM 2ch board realizes wavelengths multi–demultiplexing allowing to add/drop 2 ch out of the 8 supported according to CWDM grid and the pass–through of remaining WDM channels not terminated.

  • Page 558: Figure 287. Coadm2 Block Diagram

    To/From colored port transponder CWDM λx 1xx0 output signal λy CWDM 1xx0 λgrid – λx–λy OADM λx 1xx0 CWDM input signal λy CWDM 1xx0 λgrid – λx–λy DETECTION LOS HANDLING To/From OADM opposite side Remote Inventory EEPROM RIBUS COADM2 unit SPI bus TO / FROM Shelf Controller on MATRIX board...

  • Page 559: Comdx8

    4.48 COMDX8 (Refer to Figure 288. on page 558) MUX/DEMUX 8ch board realizes wavelengths multi–demultiplexing on the whole group of 8 CWDM channels supported. One item is, then, foreseen. The functionality of the board can be considered both for linear and ring application; contrary to OADM board, no ’pass–through’...

  • Page 560: Figure 288. Mux/Demux8 (Comdx8) Block Diagram And Los Detection In 'Passive' Boards

    λ1 1470 λ2 1490 CWDM λ3 1510 λ4 OUTPUT CHANNELS 1530 (from colored port or λ5 1550 Transponder interface) 1570 λ6 1610 λ7 1590 λ8 λ1 1470 λ2 1490 λ3 LOS HANDLING CWDM 1510 λ4 INPUT CHANNELS input signal 1530 Optical Splitter (to colored port or λ5...

  • Page 561: 2Xch Transponder Sfp Without Optics (Cowla2)

    On the contrary if both optical interfaces of the channel are colored, COWLA2 works as regenerator. Double ’B&W’ optical interface configuration, regenerator ’B&W’, isn’t foreseen because not applicable in the 1660SM (with CWDM unit) network scenarios. Colored interfaces, ’server or WDM domain’, are input–output of others equipment resident boards; these perform Coarse Wavelength Division Multiplexing using optical multiplexer–demultiplexer or Optical...
  • Page 562 Primitive parameters are passed to Shelf Controller that computes PM handling. – RS–AIS (MS–AIS with J0 bit at all ’1’, Alcatel proprietary alarm) detection on the incoming signal and generation of relative RS–AIS alarm. 2xCh transponder SFP is a one slot wide plug–in unit constituted by a front panel and a Printed circuit Board Assembly (PBA).
  • Page 563 SFP OPTICAL MODULE SFP optical module is a pluggable fiber optic transceiver that arises from a Multi–Source Agreement. Optical wavelength could be B&W or colored conform to CWDM grid. Line bit–rate could be single speed or multi–rate. On COWLA2 it’s for now foreseen the use of mono–mode, multi–rate B&W or multi–rate 8 wavelength colored SFP, capable of maximum span budget of about 80 Km.
  • Page 564 FPGA Its main functions are: – flexible any rate data channel cross connection – E–SNCP/I (for all services) E–SNCP/N (for SDH services) protection schemes toward client or server domain – Automatic Laser Shut down procedure implementation – STMn Regenerator Section bytes termination for SDH services –...

  • Page 565: Figure 289. 2Xch Transponder Sfp Without Optics Cowla2

    O Rx 1 D Rx 1 FPGA SERIALIZER O Tx 1 D Tx 1 MODULE DESERIALIZER O Rx 2 D Rx 2 SERIALIZER O Tx 2 D Tx 2 MODULE DESERIALIZER O Rx 3 D Rx 3 SERIALIZER O Tx 3 D Tx 3 MODULE DESERIALIZER...

  • Page 566: Pq2/Eqc Card

    OS. In the 1660SM up to three full duplex ECC channels can be terminated from each SDH interface: one DCC_M at 576 kbit/s, one DCC_R at 192 Kbit/s and one DCC_P 64 Kbit/s (F2, F3 bytes of VC4 ).
  • Page 567 2 Mbit/s auxiliary channel on the SERVICE card. Q2 interface: A mediation function interface is provided to connect the 1660SM to non–SDH network element The RS–485 interface and the cable connector are provided on the CONGI card. RE, RA, HK and leds interface: RE consists of parallel I/O signals used for remote alarms that can be accessed on the CONGI card RA is dedicated to send commands toward the rack to light up the relevant lamps.;...

  • Page 568: Figure 290. 1660Sm Pq2/Eqc Card Block Diagram

    Remote From/to Inventory RIBUS MATRIXE main and spare RIBUS +3.3 Vdc Unit Failure from 3.3 V CONGI A & B 48/60 V DC/DC EQUICO 2.5 V CONVERTERS Figure 290. 1660SM PQ2/EQC Card Block Diagram 3AL 91669 AA AA...

  • Page 569: Matrixe Card

    4.51 MATRIXE card (See Figure 291. on page 570) The MATRIXE card used in the 1660 SM equipment performs different functions : • connections between ports (ATM matrix included) • equipment synchronization functions • Shelf Controller functions • performance monitoring collection •...
  • Page 570 EQUIPMENT SYNCHRONIZATION The equipment synchronization is realized by the SETS function (Synchronous Equipment Timing Source) that distributes to each equipment port the pertaining synchronization signals. A high stability oscillator at 10MHz is present to guarantee an holdover or free running working mode compliant to the ITU–T Recs.
  • Page 571 For a detailed description of the Controller refer to para 3.12 on page 315, where the control subsystem is described. PERFORMANCE MONITORING COLLECTION The “Performance Monitoring Management” block housed on the MATRIXE card realizes Performance Monitoring functionalities; it collects and stores the data ( Defect seconds and Errored blocks) coming from all the flows.

  • Page 572: Figure 291. Matrixe Card Block Diagram

    PERFORMANCE MONITORING MANAGEMENT MATRIX Link L from/to all SNCP Link H port cards Squelcing Link X Timing & T1 (port) from ports Synchronization (SETS) T3a/T6a 10MHz T3b/T6b SETG to/from T4a/T5a Reset SERVICE T4b/T5b MFSY CK38 to ports Management bus Management bus M–BUS Driver From/to...

  • Page 573: Congi Card

    4.52 CONGI card (See Figure 292. on page 575) The 1660SM equipment can house two CONGI cards, referred as CONGI A main (slot 10) and CONGI B (slot 12). They are not intended as main and spare : each card provides a set of functions . Both units are necessary to provide the complete set.

  • Page 574: Table 56. Remote Alarm Provided By The And/Or Block Available On Congi In Slot 10

    [1] Input power stage This circuit decouples the power station battery . It contains the ”Main Power block” with two fuses, EMI input filters, a ”protection circuit block” , a ”step up converter” to provide –9 V and a DC/DC converter to provide the +3.3 V to the RIBUS I/F block ( see para.

  • Page 575: Table 58. Rack Lamps Signals

    Table 57. Remote alarm provided by the AND/OR block available on CONGI in slot 12 ACRONYM DESCRIPTION T*TORC It indicates a loss of +3.3V generated by the on board DC/DC converter of one CONGI card. T*IND Indeterminate alarm synthesis. Indicate synthesis of alarms not associated to other severity (not used) T*TUP It indicates an PQ2/EQC microprocessor fault (it can be stored)
  • Page 576 [7] Q3/QB3 interface The Q3/QB3 interface on CONGI is used for OS connection. Two connectors are available : – 2 BNC for 10 Base 2 connection type – RJ45 for 10 base T connection type. The Coaxial Transceiver Interface (CTI) circuit performs the driver/receiver interface between the Q3/QB3 coaxial cable ( BNC) and the universal ethernet adapter (AUI).

  • Page 577: Figure 292. Congi - Block Diagram

    2/3 wire mode Input Power Stage + Batt_A Fuse MAIN – Batt POWER TO ALL Station +Batt – Batt_A Fuse FILTER BOARDS battery BLOCK STEP UP –9V CONVERTER +3.3Vdc PROTECTION DC/DC TO ALL CICUIT 3.3 V BOARDS BLOCK RIBUS I/F Fuse To PQ2/EQC BAT FAIL...

  • Page 578: Service Card

    4.53 SERVICE card (See Figure 293. on page 581) The SERVICE card provides the following functions : AUX (auxiliary) channels management Input/output clock management EOW channels management POWER SUPPLY for internal board use. [1] AUX channels management It provides : –...

  • Page 579: Table 59. L1, L2 Leds Status For Selective Call

    Two LEDs L1 and L2 indicate the line status according to the type of call . Table 59. on page 577 and Table 60. on page 577 show the L1 and L2 LEDs meaning for a selective/multiple call and for the omnibus call.
  • Page 580 Selective call The connection between two stations is made when the operator selects the service area desired and the phone number of the station to call. The logical sequence of the main operations about the connection is the following: Manual selection of the zone where we want to call, pushing Selection Button. The relative Zone’s Led will show the selection (ORANGE color).
  • Page 581 Omnibus call The Omnibus connection between one station and all the others in one zone is made when the operator selects the service area desired and the Omnibus call phone number ’00’. The logical sequence of the main operations about the connection is the following: Manual selection of the zone where we want to call, pushing Selection Button.
  • Page 582 Digital party line The function performed by the Digital Party Line are: – manages the information coming from the SOH matrix – detects DTMF code coming from the different channels – party line – manages LEDs , buzzer , push buttons and speech extensions present on the card front unit –...

  • Page 583: Figure 293. Service Block Diagram

    2 x 2 Mbit/s T3a/T6a G.703 to/from 2 x 2MHz input T3b/T6b STM–N ports QAUX T4a/T5a to/from T4b/T5b 2 x 2MHz output PQ2/EQC MATRIX 4 x 64 Kbit/s G.703 ck system A ck system A V.11 4 x V.11 51 MHz RS–232 4 x RS232 Serial...

  • Page 584: Fan Unit For Fan Shelf 19

    The FANS SHELF 19” is composed by a mechanical structure and a back–plane. The Fan Shelf is used to prevent high temperature inside the 1660SM equipment and must be equipped with four FAN UNIT FOR FAN SHELF 19” and two DUST FILTER FOR FAN SHELF 19”.
  • Page 585 REMOTE INVENTORY It is a flash EPROM where are stored information about the unit like construction date, code number, maker name, Card–type, etc. POWER SUPPLY The main power supply is coming from two connectors: power supply “A” and power supply “B” coming from station battery.

  • Page 586: Figure 294. Fans Shelf 19" General Block Diagram

    Ï Ï Ï Ï Ï Ï Ï Ï BATTERY A PSU ALM #3 Ï Ï Ï Ï Ï Ï Ï Ï PSU ALM #2 PSU ALM BATTERY B > _ 1 PSU ALM #1 Ï Ï Ï Ï Ï Ï Ï Ï PSU ALM #0 FAN UNIT Ï...

  • Page 587: Figure 295. Fans Unit For Fan Shelf 19" Block Diagram

    Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï...

  • Page 588: Assembled Fans Unit

    In the “1660SM SUBRACK WITH FANS SHELF” can be equipped up to two ASSEMBLED FANS UNIT and one dust filter. In the lower part of the “1660SM SUBRACK WITH FANS SHELF” are present 2 connectors on the left (1st battery voltage and alarms) and one connector on the right (2nd battery voltage) Each ASSEMBLED FANS UNIT is composed by six fans and some electronic circuits necessary to: •...

  • Page 589: Figure 296. Assembled Fans Unit Power Supply And Alarms General Block Diagram

    If one of the above secondary voltage are not present , is generated an alarm (PSU ALM # DUST FILTER One filter is present at the bottom of the “1660SM SUBRACK WITH FANS SHELF” in order to prevent dusty problem at cooled circuit. This filter could not be removed permanently because the bottom grid performs the function of anti–fire protection.

  • Page 590: Figure 297. Assembled Fans Unit Block Diagram

    Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï...

  • Page 591: Technical Specifications

    5 TECHNICAL SPECIFICATIONS Data indicated in the handbook must be considered as standard values Data indicated in the contract must be considered as guaranteed values 5.1 General characteristics Optical Line bit rate SDH: 155.520 Mbit/s (STM–1) 622.080 Mbit/s (STM–4) 2488.320 Mbit/s (STM–16) 9953.280 Mbit/s (STM–64) SONET:155.520 Mbit/s (OC–3) 622.080 Mbit/s (OC12)
  • Page 592 (384 x 384) STM–1 equivalent ports at VC–4 level. Cross connect features 1660SM has a symmetrical architecture. All traf- fic port (PDH SDH) of the same type have the same functionality and behavior and there is no inherent split between tributaries and aggregates.
  • Page 593 Remote: Management Q2 (synchronous, bit rate = 19.2 kb/s) messaging RQ2 (asynchronous, bit rates = 1.2–2.4–4.8–9.6 with Alcatel Non–SDH kb/s) equipments (Alcatel proprietary protocol) Protocol According to ITU–T G.774 and ETSI rec. ISO–OSI Stack/Information 7–layers reference model. Model messages The ATM/IP functions are organized according to TCP/IP reference model;...
  • Page 594 Clock characteristics Selectable input clock 2048 KHz from 2 Mbit/s port (T2) 2048 kHz external synch clock (2 input, T3a and T3b) or 2048 Mbit/s external synch (2 input, T6a and T6b) STM–N ports (T1) No. of selected clock (normal mode) 6 max.

  • Page 595: Optical Safety

    5.1.1 Optical Safety Hazard Level classification 5.1.1.1 The HAZARD LEVEL classification of the different optical interfaces is given in Table 61. on page 593. The hazard level can be assigned in accordance with the requirements of: – IEC 60825–1 (1993) + Am. 1 (1997) and IEC 60825–2 (1993) + Am. 1 (1997) –...
  • Page 596 5.1.1.2 Location type The equipment shall be installed in “restricted locations” (industrial and commercial premises) or “controlled locations” (optical cable ducts and switching centers). 5.1.1.3 Incorporated laser sources characteristics Output optical interfaces data: the wavelength and the maximum optical power at the output connector of incorporated laser sources is given in Table 66.
  • Page 597 The optical interfaces which have HAZARD LEVEL 3A (see Table 61. on page 593) and operate at 2 window, carry the following explanatory label (a multilanguage label kit is also provided): INVISIBLE LASER RADIATION CAUTION DO NOT STARE INTO BEAM OR VIEW LASER RADIATION WHEN OPEN DIRECTLY WITH OPTICAL INSTRUMENTS CLASS 3A LASER PRODUCT...
  • Page 598 The optical interfaces which have HAZARD LEVEL 1M (see Table 61. on page 593) and operate at 2 window, carry the following explanatory label (a multilanguage label kit is also provided): The label is affixed on the fibre protection cover of the following ports: •...

  • Page 599: Electrical Safety

    N.B. As an aid to identify the right label to be affixed to an optical module (HAZARD LEVEL 1, HAZARD LEVEL 3A 2 window, HAZARD LEVEL 3A 3 window, HAZARD LEVEL 1M 1 window, HAZARD LEVEL 1M 2 window, HAZARD LEVEL 1M 3 window) refer to paragraph 2.2 on page 86 where is reported the relationship between the Part number (ex.

  • Page 600: Electrical Interface Characteristics

    5.2 Electrical interface characteristics 5.2.1 21 X 2 Mbit/s 75 Ohm electrical characteristics (A21E1) Type of interface Electrical according to ITU–T Rec. G.703 2048 Kbit/s  50 ppm Bit rate No. of channels Code HDB3 Signal amplitude 2.37 Vp on 75 Ohm unbalance Attenuation 0 to 6 dB at 1024 Khz with law w12 dB 51–102 kHz...

  • Page 601: 45 Mbit/S Electrical Characteristics (A3T3)

    5.2.5 3 X 45 Mbit/s electrical characteristics (A3T3) Type of interface Electrical, according to ITU–T Rec. G703 and to ANSI TS 102 Rec. 44.736 Kbit/s " 20ppm Bit rate No. of tributaries Code B3ZS Signal amplitude According to ITU–T Rec. G.703 par.5.8 and ANSI T1 102 Rec, Tab.5 Attenuation accepted on the incoming signal According to ANSI T1 102, Annex A2.5...

  • Page 602: Engineering Order Wire Characteristics (Service)

    5.2.8 Engineering Order Wire characteristics (SERVICE) Speech Channel Interface Front–panel telephone jack Handset Impedance 600 ohms Bandwidth 300 to 3400 Hz Handset Operating current 18 mA Input Tx gain –4/0/0 dB Output Rx gain 0/–7/0dB Signalling DTMF compliant with ITU–T Rec. Q.23 Analog EOW Extension Impedance 600 ohms...
  • Page 603 V11 64Kbit/s contradirectional interface Type electrical, according to ITU–T Rec. V11 Receivers Input impedance > 6 Kohms Rx levels ”1” or ”OFF” < –0.3 V ”0” or ”ON” > +0.3 V Drivers Differential output 2 V (Min.) Use: intrabuilding connections RS–232 oversampled interface 9600 Kb/s Bit rate 9600 kb/s...

  • Page 604: Atm Interface Characteristics

    5.3 ATM interface characteristics 5.3.1 ATM matrix 4x4 switching capability (ATM4X4) Throughput towards backpanel 622 Mbit/s Switching capability VC and VP switching PDH containers E1, E3 SDH containers VC–12, VC–3, VC–4 Local port VC–4 Port number 16 (any combination) Connections 4000 max (VC or VP) unidirectional VC/VP connection Hard and Soft VCC/VPC...

  • Page 605: Atm Matrix 4X4V2 Switching Capability (Atm4X4V2)

    5.3.2 ATM matrix 4x4V2 switching capability (ATM4X4V2) Throughput towards backpanel 622 Mbit/s Switching capability VC and VP switching PDH containers E1, E3,T3 SDH containers VC12, VC3, VC4 (**) multiplexing E1 from 1 to 8 channels Port number 252 (any combination) Connections 4000 max (VC or VP) unidirectional VC/VP connection...

  • Page 606: Atm Matrix 4X4 D3 Switching Capability (Atm4X4D3)

    5.3.3 ATM matrix 4x4 D3 switching capability (ATM4X4D3) Throughput towards backpanel 622 Mbit/s Switching capability VC and VP switching PDH containers E1, E3,T3 SDH containers VC12, VC3, VC4 (**) multiplexing E1 from 1 to 8 channels Port number 16 (any combination) Connections 4000 max (VC or VP) unidirectional VC/VP connection...

  • Page 607: Atm Matrix 8X8 Switching Capability (Atm8X8)

    5.3.4 ATM matrix 8x8 switching capability (ATM8X8) Throughput towards backpanel 1.2 Gbit/s Switching capability VC and VP switching PDH containers E1, E3 SDH containers VC–12, VC–3, VC–4, VC4–4c Local port Port number 32 (any combination) Connections 8000 max (VC or VP) unidirectional VC/VP connection Hard and Soft VCC/VPC Policing...

  • Page 608: Pr_Ea Characteristics And Mpls Data Traffic Management (Prea4Eth, Prea1Gbe)

    5.4 PR_EA characteristics and MPLS data traffic management (PREA4ETH, PREA1GBE) 600 Mbit/s (with STM1 i/f) Throughput 1000 Mb/s (with 4xFE i/f) 1800 Mb/s (with 1xGbE i/f) PDH containers (not operative) E1, E3 Ethernet frames MAC 802.3, optionally “tagged” with 802.1p/q fields (user priority and VLAN identifier) Martini Encapsulation: optional SDH containers...

  • Page 609: Pr Characteristics

    5.5 PR characteristics 5.5.1 ISA–PR port card interface characteristics Type of interface Plug–in SFP Optical module at 622.080 Mbps (STM–4/OC–12), for up to 40 Km; see Table 67. on page 626 for the optical characteristics STM–4 / OC–12 ports 4 : 2 east + 2 west Throughput towards backpanel 6.5 Gbps Ethernet frames...

  • Page 610: 2Gba-Pr Access Card Interface Characteristics

    Port number 16 per access card used in conjunction with PR port card Cabling Twisted–pair, as per IEEE–802.3 rec. Connector RJ45 5.5.3 2GBA–PR access card interface characteristics Type of interface Plug–in Optical module 1000Base–LX or 1000Base–SX, 1000Base–ZX Transmit operations Full–duplex, FlowControl Bit rate 1000 Mb/s Provisioning Granularity...

  • Page 611: Ethernet Interface Characteristics

    5.6 ETHERNET interface characteristics 5.6.1 Ethernet 10/100Base–T interface characteristics (ETH–MB + ETH–ATX) Type of interface Electrical, full compliant to IEEE–802.3 standard, 10Base–T and 100Base–T Transmit operations Auto–negotiation options: 10Mbps, 100Mbps, full–duplex Bit rate Autosensing: 10 Mb/s and 100 Mb/s Signal amplitude, coding, attenuation, pulse According to IEEE–802.3 standard, 10Base–T shape, return loss and 100Base–T...

  • Page 612: Ethernet Switch Port Card Characteristics (Es1-8Fx)

    Look up tables number VLAN–ids = 1 K MAC addresses = 8K Multicast Ethernet VLAN capabilities cVLAN (802.1 D) pVLAN (SVLAN) Guaranteed Best Effort Policer Metering –> token–bucket Marking –> 3 colors Dropping –> out of profile Scheduler Head of line –> 4 piorities Deficit Round Robin Spanning tree 802.1d...

  • Page 613: Ethernet Switch Port Card Characteristics (Es4-8Fe)

    Multicast Ethernet VLAN capabilities VLAN (802.1 pVLAN (802.1ad) Guaranteed Best Effort Policer Metering –> single rate token–bucket Dropping –> tail drop Scheduler Queues/port = 3 Queuing = Strict Priority Spanning tree 802.1d 802.1 w 802.1s Performance ethernet counter 5.6.4 Ethernet switch port card characteristics (ES4–8FE) Type of interface 10 / 100 Base T 1000 Base SX/LX/ZX SFP...

  • Page 614: Ethernet Switch Port Card Characteristics (Isa Es-16)

    Multicast Ethernet VLAN capabilities cVLAN (802.1 D) pVLAN (SVLAN) Guaranteed Best Effort Policer Metering –> token–bucket Marking –> 3 colors Dropping –> out of profile Scheduler Head of line –> 4 piorities Deficit Round Robin Spanning tree 802.1d 802.1 w 802.1s Performance ethernet counter 5.6.5 Ethernet switch port card characteristics (ISA ES–16)

  • Page 615: Access Card Gigabit Ethernet Interfaces Characteristics (Geth-Ag)

    Multicast Ethernet MPLS MPLS capability Martini enc. MPLS VLAN capabilities cVLAN (802.1 D) pVLAN (SVLAN) (push, pop, swap) Guaranteed Regulated Best Effort Policer Metering –> token–bucket dual rate Marking –> 3 colors Dropping –> out of profile Scheduler Head of line –> 8 piorities Deficit Round Robin Congestion Avoidance RED per queue...

  • Page 616: Gigabit Ethernet Ports Card Interfaces Characteristics (Geth-Mb)

    5.6.7 Gigabit Ethernet ports card interfaces characteristics (GETH–MB) Type of interface lug–in Optical module 1000Base–LX or 1000Base–SX or 1000 Base ZX Transmit operations Full–duplex, Flow Control Bit rate 1.25 Gb/s Throughput towards backpanel (ports card) 2 x 622 Mbit/s Tx and Rx Optical characteristics According to IEEE–802.3 standard, 1000Base–LX, 1000Base–SX and 1000 Base ZX(refer to Table 71.

  • Page 617: Any Clients Characteristics

    5.7 4 x ANY clients characteristics The interface characteristics are related to client type according to the following paragraphs 5.7.1 Gigabit Ethernet LX The interface is according to IEEE g.802.3 1000Base–LX (clause 38.4) INPUT SIDE · Bit Rate 1250 Mb/s ±100 ppm ·...

  • Page 618: Gigabit Ethernet Sx

    5.7.2 Gigabit Ethernet SX The interface is according to IEEE g.802.3 1000Base–SX INPUT SIDE · Bit Rate 1250 Mb/s ± 100 ppm · Bit Rate Tolerance · Optical Connector · Receive Sensitivity – 17 dBm max. · Max Receive Optical Power –...

  • Page 619: Fiber Channel 100-Sm-Ll-I

    5.7.3 Fiber Channel 100–SM–LL–I The FC I/F is compliant to Ansi x3.230 standard (100–SM–LL–I). INPUT SIDE · Bit Rate 1062.5 Mb/s ±100 ppm · Bit Rate Tolerance · Optical Connector · Receive Sensitivity –20 dBm max. · Stressed Receive Sensitivity –14.4 dBm ·...

  • Page 620: Fiber Channel 100-M5-Sl-I

    5.7.4 Fiber Channel 100–M5–SL–I The FC I/F is compliant to Ansi x3.230 standard (100–M5–SL–I) except where specified. INPUT SIDE · Bit Rate 1062.5 Mb/s ±100 ppm · Bit Rate Tolerance · Optical Connector · Receive Sensitivity –13 dBm max. · Max Received Optical Power –1.5 dBm max.

  • Page 621: Fast Ethernet (100Base Fx)/Fddi

    5.7.5 Fast Ethernet (100BASE FX)/FDDI FDDI and Fast Ethernet I/F is compliant to ANSI x3.184–1993 and IEEE 802.3 except where specified. INPUT SIDE · Bit Rate 125 Mb/s ±100 ppm · Bit Rate Tolerance · Optical Connector · Receive Sensitivity –...

  • Page 622: Escon

    5.7.6 ESCON ESCON I/F is compliant to IBM SA–0394–03 INPUT SIDE · Bit Rate 200 Mb/s ±100 ppm · Bit Rate Tolerance · Optical Connector · Receive Sensitivity – 28 dBm max. · Max. Receive Optical Power –8 dBm min. (avg.) ·...

  • Page 623: Digital Video

    5.7.7 Digital Video Digital Video I/F is compliant to ITU–R Rec. BT.656–4, BT1363–1 and BT1367. INPUT SIDE · Bit Rate 270 Mb/s "100 ppm · Bit Rate Tolerance · Optical Connector · Receive Sensitivity – 28 dBm max. · Max. Receive Optical Power –8 dBm min.

  • Page 624: Optical Interface Characteristics

    5.8 Optical interface characteristics STM–1 optical characteristics: Types of optical interfaces S–1.1, L–1.1, L–1.2 or L–1.2JE, MM1 Characteristics are given in Table 66. on page 624. Optical connectors SC/PC or FC/PC (alternative units) Pulse shape See ITU–T G.957 STM–4 optical characteristics: Types of optical interfaces S–4.1, L–4.1 , L–4.2 Characteristics are given in Table 67.
  • Page 625 Optical Preamplifier (PR16) characteristics: Optical connectors SC/PC or FC/PC (alternative units) Wavelength bandwidth (main signal): 1530 to 1565 nm Input power: –37 dBm to –18 dBm Output power: –15 dBm 3AL 91669 AA AA...

  • Page 626: Table 66. Parameters Specified For Stm-1 Optical Interface

    Table 66. Parameters specified for STM–1 Optical Interface CHARACTERISTICS UNIT VALUES DIGITAL SIGNAL STM–1 according to G.707 and G.958 Kbit/s Nominal bit rate 155520 S–1.1 L–1.1 L–1.2 L–1.2 JE1 Application code (Table 1/G.957) Operating wavelength range 1261–1360 1280–1335 1480–1580 1530–1560 TRANSMITTER AT REFERENCE POINT S Source type...
  • Page 627 CHARACTERISTICS UNIT VALUES STM–1 according to G.707 and DIGITAL SIGNAL G.958 Nominal bit rate Kbit/s 155520 Application (ALCATEL code) MM–1 Operating wavelength range 1270–1360 TRANSMITTER AT REFERENCE POINT S Source type Spectral characteristics maximum RMS width – maximum –20 dB width...

  • Page 628: Table 67. Parameters Specified For Stm-4 Optical Interface

    Table 67. Parameters specified for STM–4 Optical Interface CHARACTERISTICS UNIT VALUES DIGITAL SIGNAL STM–4 according to G.707 and G.958 Kbit/s Nominal bit rate 622.080 S–4.1 L–4.1 L–4.2 L–4.2 JE Application code (Table 1/G.957) nb1, nb2 Operating wavelength range 1274–1356 1280–1335 1480–1580 1530–1560 TRANSMITTER AT REFERENCE POINT S Source type...

  • Page 629: Table 68. Stm-16 Optical Interfaces (Single Channel)

    Table 68. STM–16 Optical interfaces (Single Channel) CHARACTERISTICS UNIT VALUES DIGITAL SIGNAL STM–16 according to G.707 Nominal bit rate Kb/s and G.958 2488320 Application code S–16.1 L–16.1 L–16.2 Operating wavelength range 1270–1360 1280–1335 1500–1580 TRANSMITTER AT REFERENCE POINT S Source type Spectral characteristics –...
  • Page 630 To be used with booster in conjunction with the 1664OA preamplifier on G.652 and G.653 fiber; attenuation range according to the 1664OA characteristics. Suitable for submarine application too, in conjunction with Alcatel booster/preamplifier: specific reference value of max dispersion at 5400 ps/nm with optical path penalty <2 dB.

  • Page 631: Table 69. Stm-16 Optical Interfaces (Multi Channel)

    Table 69. STM–16 Optical interfaces (Multi Channel) CHARACTERISTICS UNIT VALUES DIGITAL SIGNAL STM–16 according to G.707 and G.958 Nominal bit rate Kb/s 2488320 Application code 16 x L.16.2JE 16 x L.16.2JE 6400 ps/nm 12800 ps/nm TRANSMITTER AT REFERENCE POINT S Central operating wavelength see nb1 see nb1...

  • Page 632: Table 70. Parameters Specified For Stm-64 Optical Interfaces (Single Channel)

    Table 70. Parameters specified for STM–64 optical interfaces (Single Channel) CHARACTERISTICS UNIT VALUES DIGITAL SIGNAL STM–64 according to G.707, G.958, G.691 Nominal bit rate Kbit/s 9,953,280 Application code S–64.2b I–64.1 Operating wavelength range 1530÷1565 1290÷1330 TRANSMITTER at reference point S Source type EA–ILM Spectral characteristics:...
  • Page 633 CHARACTERISTICS UNIT VALUES DIGITAL SIGNAL STM–64 according to G.707, G.958, G.691 Nominal bit rate Kbit/s 9,953,280 L–64.2b L–62.2b L–64.2b “Reduced” “Extended” Application code with Booster (refer to (refer to +10 dB para. 5.8.3) para. 5.8.2) Operating wavelength range 1530÷1565 1530÷1565 1530÷1565 TRANSMITTER at reference point S Source type...

  • Page 634: Table 71. Parameters Specified For 1000B-Sx Optical Interface

    Table 71. Parameters specified for 1000B–SX Optical Interface CHARACTERISTICS VALUES DIGITAL SIGNAL GBE interface according to IEEE 802.3 Gbps Nominal bit rate 1.250 Gbps Application code 1000B–SX TX SIDE UNIT CONDITIONS Output optical power – –9.5 –4.0 Output optical power BOL –...

  • Page 635: Table 72. Parameters Specified For 1000B-Lx Optical Interface

    Table 72. Parameters specified for 1000B–LX Optical Interface CHARACTERISTICS VALUES DIGITAL SIGNAL GBE interface according to IEEE 802.3 Gbps Nominal bit rate 1.250 Gbps Application code 1000B–LX TX SIDE UNIT CONDITIONS Output optical power (SMF) – –11.0 –3.0 Output optical power BOL (SMF) –...

  • Page 636: Table 73. Parameters Specified For 1000B-Zx Optical Interface

    Table 73. Parameters specified for 1000B–ZX Optical Interface CHARACTERISTICS VALUES DIGITAL SIGNAL GBE interface according to IEEE 802.3 Gbps Nominal bit rate 1.250 Gbps Application code 1000B–ZX TX SIDE UNIT CONDITIONS Output optical power (SMF) – + 5.0 Operating wavelength range –...

  • Page 637: Table 74. Parameters Specified For Optical Booster

    Table 74. Parameters specified for Optical Booster CHARACTERISTICS UNIT VALUES BOOSTER + 10 dBm + 15 dBm + 17 dBm Maximum Output power + 17 + 19 Minimum Output power + 15 + 17 Maximum Input power Minimum Input power –...

  • Page 638: Example Of A Link Using 1660Sm With L-16.2 Je2 Port And 15 Dbm Booster

    5.8.1 Example of a link using 1660SM with L–16.2 JE2 Port and 15 dBm Booster Booster Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï Ï STM16 STM16 Ï Ï Ï Ï Ï Ï...

  • Page 639: Example Of A Link Using 1660Sm With L-64.2B "Extended

    ITU–T applications, it could be used for some customer specific cases. The solution is based on usage of B&W interfaces of 1660SM (L64.2b card), DCU, and booster. Figure 298. below shows the network block diagram for implementing the application (parameters have...

  • Page 640: Table 75. L-64.2B "Extended" Characteristics

    Table 75. L–64.2b “Extended” characteristics Application Code Unit L–64.2b Extended Transmitter at Reference Point MPI–S/S’ Operating wavelength 1530 – 1565 Mean launch power: – maximum – minimum Spectral characteristics Main optical path, MPI–S to MPI–R Attenuation range – maximum – minimum Max.

  • Page 641: Example Of A Link Using 1660Sm With L-64.2B "Reduced

    Ï Ï Ï Ï Ï Ï MPI–S MPI–R 16 dBm +3 dBm 0 dBm – 16 dBm Figure 299. Example of a link using 1660SM with L–64.2b “Reduced” Table 76. L–64.2b “Reduced” characteristics Application Code Unit L–64.2b Reduced Transmitter at Reference Point MPI–S/S’ Operating wavelength 1530 –...

  • Page 642: Coarse Wdm Subsystem Units Characteristics

    5.9 Coarse WDM subsystem units characteristics 5.9.1 COADM–1 Channel General Characteristics One channel among the following λ: Number of channels that can be add/drop per unit: 1470 nm, 1490 nm, 1510 nm, 1530 nm, 1550 nm, 1570 nm, 1590 nm, 1610 nm Connector type MU horizontal Pass–through Insertion Loss (dB)

  • Page 643: Coadm-2 Channels

    5.9.2 COADM–2 Channels General Characteristics Two channels among the following λ: Number of channels that can be add/drop per unit: 1470 – 1490 nm 1510 – 1530 nm 1550 – 1570 nm 1590 – 1610 nm Connector type MU horizontal Pass–through Insertion Loss (dB) Pass–through Pass–through...

  • Page 644: Mux/Demux 8 Channels

    5.9.3 MUX/DEMUX 8 Channels General Characteristics Channels number Channels wavelenght 1470 nm, 1490 nm, 1510 nm, 1530 nm, 1550 nm, 1570 nm, 1590 nm, 1610 nm Connector type MU horizontal Demux side specification In–Drop Ch. Insertion Channels (nm) In – Drop Ch. Loss (dB) Â...

  • Page 645: Channels Transponder Sfp Without Optical Modulle

    5.9.4 2 Channels TRANSPONDER SFP without optical modulle General Characteristics Optical interface characteristics: Refer to paragraph 5.9.5 on page 643 Optical module type: SFP (APD or PIN) plug–in module Bit rate client side Bit rate client side 2488.320 Mbps : STM–16 / OC–48 2500 Mbps: 2 Gbit Ethernet (not operative in current release) 2.667 Gbps: STM–16 w/FEC (not operative in current release) 2125.00 Mbps: 2 Fiber Channel (not operative in current release)
  • Page 646 SFP module type S–16.1 L–16.1 L–16.2 Addressed wavelength (nm) 1270–1360 1280–1335 1500–1580 Min. launched power (dBm) –5 –2 –2 Max launched power (dBm) Allowed bitrates (Mbps) 2488320 2488320 2488320 Min. extinction ratio (dB) Minimum sensitivity (dBm) –18 –27 –28 Minimum overload (dBm) –3 not available not available...

  • Page 647: Power Supply Characteristics

    5.10 Power Supply characteristics 48/60 Vdc " 20% Input Voltage Input current 25 A max Power supply interface according to ETS 300132–2 5.11 Alarm Characteristics Units Alarms: Each port card or access card of the equipment is provided with a bicolor LED (green/red) on the front coverplate.

  • Page 648: Table 77. Relation Between Alarm Severity Terminology Displayed On C.t./O.s. And Alarm Severity Terminology Used For The Equico Leds And Congi Remote Alarm Connector Pins

    Table 77. Relation between Alarm severity terminology displayed on C.T./O.S. and alarm severity terminology used for the EQUICO leds and CONGI remote alarm connector pins. Alarm severity terminology on C.T. and O.S. Alarm severity terminology used for EQUICO leds and for CONGI remote alarm connector pins CRITICAL or MAJOR URG , T*URG, T*RURG,...
  • Page 649 (Attended); The attended command is also sent to the rack lamps (if present) through the CONGI board. Trouble–shooting: The 1660SM equipment has been designed to dialog with a Personal Computer (PC) in order to service, activate and trouble–shoot the equipment. Trouble–shoot procedure for the equipment and details of the alarms for each card and relevant indications are described in the Operator’s Handbook.

  • Page 650: Mechanical Characteristics

    IEC 807 (Sub–D) IEC 169–1 (coax. 1.0/2.3) BNC 50 Ω RJ45 RJ11 Back–to–back installation 5.12.2 1660SM subrack with fans shelf Mechanical compatibility ETSI ETS/E3, S9 Subrack size 482 W x 250 D x 650 H mm Board size 213 D x 265 H mm...

  • Page 651: Environmental Conditions

    5.13.1 Climatic for operating conditions The Equipment meets the requirements of ETSI Standard with use of fans housed in an external subrack. The functionality of the 1660SM Equipment, Vs. Temperature, is in compliance with : ETS 300 019–1–3 :1992 , class 3.2.

  • Page 652: Figure 300. Climatogram For Class 3.2 : Partly Temperature Controlled Locations

    Figure 300. Climatogram for Class 3.2 : Partly temperature controlled locations 3AL 91669 AA AA...

  • Page 653: Storage

    5.13.2 Storage The 1660SM equipment meet the following requirements Vs. Storage : ETS 300 019–1–1 : 1992, class 1.2 Class 1.2 : weatherprotected, not temper. controlled storage location. This class applies to weatherprotected storage having neither temperature nor humidity control. The location may have openings directly to the open air, i.e., it may be only partly weatherproofed.

  • Page 654: Figure 301. Climatogram For Class 1.2: Not Temperature Controlled Storage Location

    Figure 301. Climatogram for Class 1.2: not temperature controlled storage location 3AL 91669 AA AA...

  • Page 655: Transportation

    It also includes transportation by ship and by train specially designed, shock–reducing buffers. Manual loading and unloading of to 20 Kg is included. Extension of extreme low temperature during transportation is permitted for the 1660SM equipment in its standard packing : AT –40°...

  • Page 656: Table 78. Transportation Climatic

    Table 78. Transportation climatic Environmental parameter Unit 2.1 and 2.2 °C (A) low temperature air – 25 – 40 high temperature, unventilated °C + 70 + 70 enclosures (NOTE 1) high temperature, air in ventilated enclosures °C + 40 + 40 or outdoor air (NOTE 2) °C (D) change of temperature air/air...

  • Page 657: Emi/Emc Condition

    Notes to Table 78. : NOTE 1 : The high temperature of the surfaces of a product may be influenced by both the surrounding air temperature, given here, and the solar radiation through a window or another opening. NOTE 2 : The high temperature of the surface of a product is influenced by the surrounding air temperature, given here, and the solar radiation defined below.
  • Page 658 3AL 91669 AA AA...

  • Page 659: Maintenance

    MAINTENANCE 3AL 91669 AA AA...
  • Page 660 3AL 91669 AA AA...

  • Page 661: Maintenance

    6 MAINTENANCE ATTENTION EMC NORMS WHEN CARRYING OUT THE GIVEN OPERATIONS OBSERVE THE NORMS STATED IN PARA. 4.1.3 ON PAGE 38 6.1 General safety rules SAFETY RULES Carefully observe the front–panel warning labels prior to working on optical connections while the equipment is in–service. Should it be necessary to cut off power during the maintenance phase, proceed to switch off the power supply units as well as cut off power station upstream (rack or station distribution frame)

  • Page 662: General Rules

    6.2 General rules • Check that the equipment is operating with all the shields properly positioned (dummy covers, ESD connector protections, etc) • In order to reduce the risk of damage the electrostatic sensitive devices, is mandatory to use the elasticized band (around the wrist) and the coiled cord joined connect with the ground rack during the touching of the equipment 6.3 Maintenance Aspects Maintenance consists of a set of operations which maintain or bring back the assembly to optimum...

  • Page 663: Routine Maintenance

    6.5 Routine Maintenance Routine maintenance is a periodic set of measurements and checks. This maintenance discovers those devices whose function has deteriorated with time and therefore need adjustment or replacement. Typically, digital equipment requires no routine maintenance. The equipment allows to assess the quality of the connection links for SECTION and PATH o counting the errored events and obtaining performance data.

  • Page 664: Routine Maintenance Every Year

    6.5.2 Routine maintenance every year It is suggested to carry out the following operations yearly: • power cables check 6.5.2.1 Power cables check SAFETY RULES DANGER: Possibility of personal injury. Personal injury can be caused by –48 V dc. DANGER: Possibility of personal injury. Short circuiting, low-voltage, low-impedance, dc circuits can cause severe arcing that can result in burns and/or eye damage.

  • Page 665: Corrective Maintenance (Trouble/Shooting)

    6.6 Corrective Maintenance (Trouble/Shooting) Since the Troubleshooting procedure is carried out with the use of the Craft Terminal , please refer ,for details, to the Maintenance Section of the Operator’s Handbook. FIXING THE UNITS (AND MODULES) INTO THE SUBRACK (caution to avoid equipment damage) The screw tightening torque for fixing the units (and modules, if any and if fixed by screws) into the subrack must be: 2.8 kg x cm (0.28 Newton x m) "...

  • Page 666: Set Of Spare Parts

    To facilitate operation, data on the faulty unit must be reported on the form shown in Figure 302. on page 665. The repair form must be filled–in with as much data as possible and returned to ALCATEL together with the faulty unit.

  • Page 667: Figure 302. Repair Form

    A L C A T E L REPAIR FORM Fill in this form and affix it to the faulty unit to be returned to Alcatel CUSTOMER NAME ORDER NUMBER/CONTRACT NUMBER SITE BRANCH/UNIT/COUNTRY SYSTEM/EQUIPMENT PRODUCT RELEASE EQUIPMENT SOFTWARE PART NUMBER STATION/RACK...
  • Page 668 3AL 91669 AA AA...

  • Page 669: Hardware Setting Documentation

    HARDWARE SETTING DOCUMENTATION 3AL 91669 AA AA...
  • Page 670 3AL 91669 AA AA...

  • Page 671: Units Documentation List

    UNITS DOCUMENTATION LIST This section contains the documents sheets to refer to for unit/sub–unit hardware setting options. The list of the enclosed documents is given in Table 80. on page 672, according to the ANV part number. TABLE EXPLANATION: – UNIT IDENTIFICATION P/Ns AND CHANGE STATUS Each unit or sub-unit is distinguished by: •...
  • Page 672 – CROSS–REFERENCE • Unit alphabetical notation. It indicates the unit containing one or more subunits. • App. It reports the unit notation (Id) to which the sub–unit belongs. The HARDWARE SETTINGS can be executed after having checked all the sub–units belonging to a unit, by considering the above cited cross–reference, and by using the presetting documents indicated in Table 80.
  • Page 673 EXAMPLE N.B. The P/Ns used in this example have no correspondence with those of the actual equipment part list! Taking into account the same unit of Table 79. on page 669: FACTORY CODE ANV CODE 487.156.612 3AL 34422 AAAA 487.156.612 3AL 34422 AAAB 487.156.612 3AL 34422 AAAC...

  • Page 674: Table 80. Hardware Presetting Documentation

    Table 80. Hardware presetting documentation The edition of the documents (listed in this table) that are physically enclosed in the handbook is the highest available when this handbook is assembled. The edition of enclosed documents is not specified in this table. Document ANV P/N NAME...
  • Page 675 Document ANV P/N for hardware NAME (Factory P/N) presetting 3AL81878AAAA L2 ETHERNET PORT BOARD 3AL81878AA–– MSZZQ 3AL81916AAAA PBA–ISA–PREA V2 3AL81916AA–– MSZZQ 3AL98127AAAA PBA–ISA FE V2–155 3AL98127AA–– MSZZQ 3AL98149AAAA PBA–ES1–8FX 3AL98149AA–– MSZZQ 3AL 91669 AA AA...
  • Page 676 END OF DOCUMENT 3AL 91669 AA AA...
  • Page 677 TARGHETTE E INFORMAZIONI PER IL CENTRO STAMPA QUESTA PAGINA NON VA INSERITA NEL MANUALE THIS PAGE MUST NOT BE INCLUDED IN THE HANDBOOK 3AL 91669 AAAA Ed.02 COD.MANUALE HDBK P/N: 1660SM Rel.5.2 TECHNICAL HANDBOOK Version B ORIGINALE INTERLEAF: FILE ARCHIVIAZIONE: cod ANV (PD1-PD2) –...
  • Page 678 THIS PAGE MUST NOT BE INCLUDED IN THE HANDBOOK Site VIMERCATE Originators 1660SM REL.5.2 P. GHELFI VERSION B TECHNICAL HANDBOOK Domain Division Rubric 1660SM 1660SM REL. 5.2 TECHNICAL HANDBOOK Type Distribution Codes Internal External Approvals Name J. MIR S. MAGGIO C. FAVERO App. Name App.
  • Page 679 1660SM Rel.5.2 Version B STM 64 Multiservice Metro Node TECHNICAL HANDBOOK 3AL 91669 AAAA Ed.02 VOL.1/1 1660SM Rel.5.2 Version B STM 64 Multiservice Metro Node TECHNICAL HANDBOOK 3AL 91669 AAAA Ed.02 VOL.1/1 1660SM Rel.5.2 Version B STM 64 Multiservice Metro Node 3AL 91669 AAAA Ed.02...
  • Page 680 END OF DOCUMENT RELEASED 3AL 91669 AAAA TQZZA...

Table of Contents

Save PDF