Ic Block Diagrams - Sony STR-DH520 Service Manual

Multi channel av receiver
Hide thumbs Also See for STR-DH520:
Table of Contents

Advertisement

STR-DH520

• IC Block Diagrams

IC2006 PCM9211PTR (DIGITAL BOARD (3/4))
32 31 30 29
28 27
26 25 24 23
RXIN2
33
RST
34
RXIN1
35
VDDRX
36
37
RXIN0
38
GNDRX
XTI
39
40
XTO
AGND
41
VCC
42
43
44
IC2019 TC7SH08FU (DIGITAL BOARD (2/4))
IN
VCC
1
5
IN
2
OUT
GND
3
4
42
AUXIN0
RXIN0
RXIN1
RXIN2
RXIN3
RXIN4
RXIN5
Clock/Data
RXIN6
RXIN7
RXIN8
Lock Detection
RXIN9
MPIO_A
RXIN10
SELECTOR
RXIN11
RECOUT0
RECOUT1
DITOUT
ADC Mode
ADC
Com Supply
ADC Stand alone
MPIO_C
SELECTOR
AUXIN1
OSC
XMCKO
Divider
Function
SPI/I
2
C
Control
INTERFACE
GPIO/GPO
Data
Reset
ADC
and Mode
ANALOG
Set
45
46
AUTO
DIR
DIR
ADC
PLL
AUXIN0
AUXIN1
Lock:DIR
AUXIN2
Unlock:ADC
Recovery
AUTO
DIR
ADC
AUXIN0
AUXIN1
AUXIN2
ADC
Control
AUTO
DIR
ADC
AUXIN0
AUXIN1
ADC Clock
(SCK/BCK/LRCK)
Divider
XMCKO
(To MPIO_A & MPO0/1)
REGISTER
DIR
DIR CS
DIR
P c and P o
f s Calculator
(48-bit)
All Port
DIT CS
DIR Interrupt
f s Calculator
(48-bit)
POWER SUPPLY
DIR
DIR
ALL
ANALOG
ANALOG
47
48
22 21
RXIN7
20
DOUT
MAIN
19
OUTPUT
SCKO/BCK/LRCK
18
PORT
17
DIT
RECOUT0
16
RECOUT1
MPO0/1
SELECTOR
15
DITOUT
14
13
AUXOUT
MPIO_B
SELECTOR
12
AUXIN 2
11
10
9
8
7
6
5
4
3
SBCK/SLRCK
Secondary BCK/LRCK
(to MPIO_A)
Divider
Selector
EXTRA DIR FUNCTIONS
2
ERROR DETECTION
1
Non-PCM DETECTION
f s Calculator
MPIO_A
Flags
MPIO_B
DTS-CD/LD Detection
Validity Flag
MPIO_C
User Data
MPO0
Channel Status Data
MPO1
BFRAME Detection
Interrupt System
SCKO
BCK
LRCK
DOUT
MPO1
MPO0
MPIO_B3
MPIO_B2
MPIO_B1
MPIO_B0
MPIO_C3
MPIO_C2
MPIO_C1
MPIO_C0
MPIO_A3
MPIO_A2
MPIO_A1
MPIO_A0
NPCM/INT1
ERROR/INT0

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents