Yamaha DRX-1 Service Manual page 178

Hide thumbs Also See for DRX-1:
Table of Contents

Advertisement

A
B
DRX-1
1
SCHEMATIC DIAGRAM
DIGITAL: VSM, BUFFER MEMORY AND BIT ENGINE INTERFACE
1100
C1
2106
A5
2114
A5
1101
H1
2107
A5
2115
A6
2100
A4
2108
A5
2116
A6
2101
A5
2109
A5
2117
A6
2102
A5
2110
A5
2118
A6
2103
A5
2111
A5
2119
A4
2104
A5
2112
A5
2120
B15
2105
A5
2113
A5
2121
B15
2
1
2
3
VERSATILE STREAM MANAGER (VSM), BUFFER MEMORY & BITENGINE INTERFACE
A
+5V
+5V
+5V
+5V
+5V
+5V
3
UART1
B
SYSCLK_VSM_5508
RESETn
UART2
VSM_UART1_RX
VSM_UART1_TX
5102
I183
VSM_UART1_RTSn
+3V3
VSM_UART1_CTSn
2132
100n
VSM_UART2_RX
GNDD
VSM_UART2_TX
7103
VSM_UART2_CTSn
NC7SZ58
5
VSM_UART2_RTSn
6
C
VCC
BCLK_CTL_SERVICE
3104
1
4
BE_BCLK_VSM
I120
BE_WCLK
I121
47R
3
BE_DATA_RD
I123
GNDD
GND
BE_DATA_WR
I125
10R
1100
BE_SYNC
I127
2
FMN
4
I129
BE_FLAG
BE_V4
I131
15
GNDD
D_PAR_REQ
D_PAR_D(7:0)
14
13
D
12
I111
3105
BE_DATA_WR
11
2134
GNDD
47R
10
10p
3131
OPTION
BE_SYNC
D_PAR_DVALID
GNDD
D_PAR_SYNC
9
2147
1R
D_PAR_STR
3115
8
VCC3_VSM
10p
3132
OPTION
BE_FLAG
3116
10K
VCC3_VSM
10K
7
2148
GNDD
1R
6
3133
CPUINT0
10p
OPTION
E
BE_BCLK
CPUINT1
5
GNDD
2149
1R
I137
EMPRESS_IRQn
5
3102
10K
4
VCC3_VSM
10p
3134
OPTION
BE_DATA_RD
3
GNDD
2150
1R
5508_odd_even
2
3135
10p
OPTION
BE_WCLK
GNDD
1
2151
1R
BE_V4
BE_SERIAL
10p
OPTION
15
3106
I176
F
14
2136
47R
GNDD
I177
13
3108
47p
I178
12
3109
47R
11
I179
3110
47R
BE_IRQn
10
I180
3127
47R
9
3136
47R
OPTION
8
1R
6
+3V3
G
7
6
5
I181
GNDD
BE_FAN
4
I126
3128
RESETn_BE
3
47R
3129
2
47R
I188
1
1101
FMN
GNDD
H
OPTION
GNDD
7
1
2
3
178
C
D
2122
B14
2130
G15
2139
G13
2123
B14
2131
H15
2140
G2
2124
B13
2132
B1
2141
G2
2125
B13
2134
D1
2142
G2
2126
B12
2135
G13
2143
H1
2127
B12
2136
F1
2144
H1
2128
B3
2137
G4
2145
H1
2129
G13
2138
G1
2146
A4
4
5
6
GNDD
5100
VCC3_VSM
+3V3
100MHZ
I100
7100
SAA7333HL
47
SYSCLK
48
RESETn
2128
1n
GNDD
I112
145
UART1_RX
I113
146
UART1_TX
I114
147
UART1_RTSn
I115
148
UART1_CTSn
I116
149
UART2_RX
I117
151
UART2_TX
I118
153
UART2_CTSn
I119
152
UART2_RTSn
101
BE_BCLK
102
BE_WCLK
103
BE_DATI
3107
104
DVDR VERSATILE STREAM MANAGER
BE_DATO
I128
105
BE_SYNC
106
BE_FLAG
107
BE_V4
VSM
30
D_PAR_REQ
33
D_PAR_D0
34
D_PAR_D1
39
D_PAR_D2
40
D_PAR_D3
42
D_PAR_D4
43
D_PAR_D5
35
D_PAR_D6
37
D_PAR_D7
38
D_PAR_DVALID
29
D_PAR_SYNC
32
D_PAR_STR
I186
45
D_V4
I187
44
D_WCLK
I156
50
CPUINT0
I157
49
CPUINT1
I159
171
EXT_INT0
I161
170
EXT_INT1
I163
168
EXT_INT2
I165
167
EXT_INT3
VIP_INT
I168
GNDD
I132
7104
GNDD
5
74HC1G04GW
4
2
BE_LOADN
NC
1
3
GNDD
4101
OPTION
4
5
6
E
F
2147
D1
3102
E3
3110
F3
3118
2148
E1
3103
D11
3111
B3
3119
2149
E1
3104
C2
3112
B3
3120
2150
E1
3105
D2
3113
B3
3121
2151
F1
3106
F2
3114
B2
3122
2152
G1
3107
C3
3115
E3
3123
3100
D11
3108
F3
3116
E3
3124
3101
F10
3109
F3
3117
D11
3125
7
8
9
10
{VSM_M_LDQM,VSM_M_UDQM,VSM_M_WEn,VSM_M_RASn,VSM_M_CASn,VSM_M_CLKEN,VSM_M_CLKOUT}
VSM_M_A(13:0)
VSM_M_D(15:0)
I101
131
VIP_ICLK
VBI_ICLK
133
VBI_IPD0
134
VBI_IPD1
136
VBI_IPD2
137
VBI_IPD3
138
VBI_IPD4
139
VBI_IPD5
140
VBI_IPD6
141
VBI_IPD7
I102
142
VIP_ERROR
VE_VIP_ERROR
128
I103
VE_DTACKn
VE_DTACKn
I104
127
VE_DSn
VE_DSn
109
VE_D0
110
VE_D1
111
VE_D2
112
VE_D3
113
VE_D4
114
VE_D5
115
VE_D6
117
VE_D7
118
VE_D8
119
VE_D9
120
VE_D10
121
VE_D11
122
VE_D12
123
VE_D13
124
VE_D14
125
GNDD
VE_D15
I142
160
ACC_ACLK_DAI
51
I184
ACC_ACLK_DEC
158
I143
ACC_ACLK_OSC
159
ACC_ACLK_PLL
143
I147
ACC_FID
157
ACC_PWM
174
I152
AE_CS
176
I153
AE_BCLK
I154
177
AE_WCLK
I155
178
AE_DATA
JTAG3_TCK
I158
162
TCK
I160
163
TDI
I162
JTAG3_TD_VSM_TO_VIP
164
TDO
165
I164
JTAG3_TMS
TMS
I166
166
JTAG3_TRSTn
TRSTn
172
TEST0
173
TEST1
GNDD
SYSTEM DATA BUS
SYSTEM ADDRESS BUS
SYSTEM_CONTROL
7
8
9
10
G
H
D11
3126
H12
3134
E2
4103
F10
3127
G3
3135
E2
4104
G15
3128
G2
3136
G1
4105
G12
3129
H2
3137
B2
5100
H12
3130
H12
3138
B2
5101
H12
3131
D2
4100
C15
5102
H12
3132
E2
4101
H4
5103
G14
3133
E2
4102
F6
7100
11
12
13
14
DIGITAL VIDEO(CCIR656)
VCC3_VSM_MEM
I141
5101
+3V3
100MHZ
GNDD
GNDD
MT48LC4M16A2TG-7E
49
43
9
3
27
14
1
VDDQ
VDD
BANK0
I169
15 DQML
VSM_M_LDQM
ROW-
CTRL
ADDR
LOGIC
I172
VSM_M_UDQM
39 DQMH
LATCH &
DECODER
2 DQ0
BANK0
MEMORY
4 DQ1
ARRAY
5 DQ2
(4,096x256x16)
REG
7 DQ3
SENSE AMPLIFIERS
ROW
DQMH
DQML
8 DQ4
ADDR
MUX
10 DQ5
I/O GATING
DQM DATA LOGIC
11 DQ6
READ DATA LATCH
BANK
WRITE DRIVERS
CTRL
13 DQ7
LOGIC
42 DQ8
COLUMN
44
DQ9
ADDR
COUNTER/
45 DQ10
ACC_ACLK_PLL
LATCH
3103
OPTION
47 DQ11
10K
GNDD
48 DQ12
COLUMN
50 DQ13
AE_BCLK_VSM
DEDCODER
AE_WCLK_VSM
51 DQ14
AE_DATAO
53 DQ15
NC
VSS
VSSQ
40
36
54
41
28
52
46
12
SDRAM
GNDD
AUDIO ENCODER
22R
I130
3125
5103
VCC5_4046
+5V
100MHZ
7102
OPTION
OPTION
16
74HCT9046AD
VCC
I149
GNDD
4107
3
COMPI
PC1O|PCPO
4108
14
VIP_FID_FF
SIGI
PC2O
I107
2129
6
PLL
C1A
I108
68p
7
C1B
I109
3121
3122
12K
11
R1
1R
I110
3123
I182
3124
3K
12
R2
DEMO
2K
I122
15
3130
RB
VCOO
9
VCOI
t
NTH5G16P
5
INH
GND
3126
220K
1
8
GNDD
GNDD
GNDD
11
12
13
14
I
J
F7
7101
B14
G6
7102
G13
G7
7103
C1
A4
7104
H4
A12
B1
F13
B4
15
MPEG2 VIDEO
A
7101
B
GNDD
CKE
37
I167
VSM_M_CLKEN
I171
CLK
38
VSM_M_CLKOUT
I173
CS_
19
I174
WE_
16
VSM_M_WEn
I175
CAS_
17
VSM_M_CASn
C
I140
RAS_
18
VSM_M_RASn
MODE
GNDD
BA0
20
BA1
21
A0
23
A1
24
A2
25
D
A3
26
A4
29
A5
30
A6
31
A7
32
A8
33
A9
34
E
A10
22
A11
35
6
DATA STREAM BUS
F
JTAG_CHAIN3
Encoding
Audio PLL
G
2
I105
I106
3120
13
15K
2130
2u2
10
2154
4
I124
10n
OPTION
H
OPTION
GNDD
GNDD
15

Advertisement

Table of Contents
loading

Table of Contents