Download Print this page

Epson S1C31D50 Technical Instructions page 354

Cmos 32-bit single chip microcontroller
Hide thumbs Also See for S1C31D50:

Advertisement

21.4.12.
Sound Play Error
Once an ERROR is occurred, HW Processor makes an interrupt, please check the ERROR register in
"21.4.14. Sound Play Function Registers".
Figure 21.4.12.1 shows "Sound Play Error" check flow.
21.4.13.
Sound Play Interrupt Masking
In the "Sound Play" function, an interrupt occurs when the state of each channel transitions.
This interrupt can be masked by enabling
Registers".
The mask bits are listed below.
INTMASK.TO_IDLE bit
When this bit is enabled, the interrupt generated when the state moves to "sp_state_idle" is masked.
INTMASK.TO_PLAY bit
When this bit is enabled, the interrupt generated when the state moves to "sp_state_play" is masked.
INTMASK.TO_PAUSE bit
When this bit is enabled, the interrupt generated when the state moves to "sp_state_pause" is
masked.
INTMASK.TO_MUTE bit
When this bit is enabled, the interrupt generated when the state moves to "sp_state_mute" is masked.
Figure 21.4.13.1 shows "Sound Play Interrupt Masking" flow.
21-16
Wait HWPINTF.HWP1IF = 1(means Error occurred)
Check ERROR Register
Figure 21.4.12.1 "Sound Play Error" Check Flow.
the bit of INTMASK register in "21.4.14. Sound Play Function
Wait STATE_x = "sp_state_idle"
Wait STATUS.READY = sp_status_ready
Set INTMASK to 0x000x
Figure 21.4.13.1 "Sound Play Interrupt Masking" Flow.
Seiko Epson Corporation
HW Processor interrupts to cortex
S1C31D50 TECHNICAL MANUAL
(Rev. 1.00)

Advertisement

loading