Table of Contents
Advertisement
8.3.5
Normal Mode
In normal mode, one operation transfers one byte or one word of data.
From 1 to 65,536 transfers can be specified. Once the specified number of transfers have ended, a
CPU interrupt can be requested.
Table 8-5 lists the register information in normal mode and figure 8-6 shows memory mapping in
normal mode.
Table 8-5
Register Information in Normal Mode
Name
DTC source address register
DTC destination address register
DTC transfer count register A
DTC transfer count register B
SAR
200
Abbreviation
SAR
DAR
CRA
CRB
Transfer
Figure 8-6 Memory Mapping in Normal Mode
Function
Designates source address
Designates destination address
Designates transfer count
Not used
DAR
Advertisement
Table of Contents
