Schematic Diagram - Tuner Section - Sony LBT-N500 Service Manual

e IC Block Diagrams
Ics LA1835
tae Oe a ae
6 @_@—<«
aM] aw
ix} LE. AME
come
S-CURVE
TUNING
Fw DRIVE JAN,
Mu
MEIN
aeMx ©
iF
REG
AMIE
ox ©
SECTION 3
DIAGRAMS
3-1. SCHEMATIC DIAGRAM — TUNER SECTION— e EXCEPT CIS model
AEM
®) veo 8) MPX-IN
OUT R
—@) ore
DECODER
ANTI BIROIE
STEREO
sw
'STEREO
DRIVE
Taio
eH ce Hl er
1
{
veo i
PILOT
oeT
r-teo ©
sT-teD
oet vec
F~BUFE
AMP=IN AMPHIN L
1C102_ 4 PD4053BC 1C201 M5218AP
©) isl al ©)
Ic51_ LC72130 IR3R42
z 8
Ee es ae Oe a a
ee ee ee ee es Bo Spl By es Be ES St ee 38
Y—Y}-OD—I—W—_O—-O-D—)}—B) eet Oa Been >—@
y if os ie T
: natal
4 ¥ Ke
| iA
ica 72 Hz Hose zi
Bom a)
eo wet
PHASE [ance come]
Sr [Peet PHASE eee |
fae ait Ric
ait
& |
|
|
| m e e e Fa |
1 i
1S ages has
oi |
an EET agian BUFFER
aH |
ess
AMS
AWEM
veo-sToP
2 720 16
oF
FM FRONT END
10.0)
rsceooy zscBhaoy
Cn
Wy
ait (AEP, UK, EE/N500:AEP2)
Sai (GT, E. AUS/NSOO-HX, AR. P20
0.089 (AEP, UK. 6,17, EE/NSO0:AEP2)
a, 100%
6204 3800
(0,027 (, AUS/NSOO:HX. AR. PX)
05 anton
Be SWITCH
LW FRONT ENA
" 7m
1UPF2 Tbe ures oboe
> 3 50
ie
30 47002 ca a7 16y 29 1000
1€202
SEMODULATOR |
ra
fs | BAND
tox | switce
6.097.
7 2 10
1 ew +
©) ove mcur B E E
S43 rwice sven OB
NOTE
' ond tontoluns,
'5.6P WEP, UK, EE/NS00:AEP2)
8.2 (, 17, E, AUS/NSOD:HX. AR. PY0
GEER TT, ; CISANSOO,
(6 TT. AUS/NS00:MK. AR, PXy:
MUTING
ov L cH RCH
Gos
1 g
4 Ic54
PL
J
ay
GP, UR, 17. EE/NSO0:AEPD
}—p
specified,
*: a sinterna! component. *Signe! path,
1 '
® tpone! designation, => AM
+ (Bt) :Bt Line, ->
+ (Be) :B Line,
© C2) 'adjustment for repoir,
+ Voltages and waveforms are dc with respect to ground
under no-signa! conditions,
no mark: FM (|): AMorMy fs LW
* —:can not be measured,
*Voltoges are token with o VOM(Input impedance 10MQ).
Voltage variations may be noted due to normal produc~
tion tolerances,
+ Waveforms are taken with o oscilloscope.
Voltage variations moy be noted due to normal produc~
tion tolerances,
*Circled numbers refer to waveforms,
Abbreviation
G :Gernon nodel. MX :Mexicon model,
IT : [tation model, AR :Argentin model,
AUS:Aust ration model, PS-LXSEP.
N500:STR-N500
+All copacitors are in #F unless otherwise noted, pF:ueF
SOW or less are not indicated except for electrolytics
All resistors ore in Q and 1/4W or less unless otherwise
FE :East European mode!, AEP2:AEP node! with power souce for
1C202
187 sco osct Yooe ¥sse Test
RecL
STR-N500/N600
L
+) tstL0
TEST LOGIC ANB OUTPUT
'SELECTOR SWITCH
ANTI
ALIASING
FILTER
{ ooeeeess
LOCKED
COMPARATOR
CLOCK REGENERATION
cn © Vou ©
5 ¢ p
= " g 5 B & B
eee ert ee e 5 d a
a S 5 Ps
CIS model
1 8 9 | [411 | 12 |
A [MAIN BOARD] «172
=I | ere. 23
B i e ;
| 1C104
x
——+ - ~ senpoue ston
Pt cell relly also wefan | 3 Ba lala Ea
COAKIAL 8 nee gets a
c a2 ae 3
£7 en en 3
* D om G = ie =
wlol els 2 Ea = epoty>
5 1 ole i
5 ae :
D ee at Lew Als "2% he g e
1 ming ++
a EE
Wate | =
3-0-1, | Fe we
£oaG: Fu aus
1 SRel le];
E aye
|
B28] 8
38 l}|| ;
' . | aie at
Fab tw
F g 6.9910.20 7
2 afl
H ia
i Bt g |
' switch .
=
rah
G 1
1
: |
1
1 0S
scout ©
« Waveforms
@ 1C51@ 2.8Vp-p
4.5 MHz
ssh
ar Tiare
a
@ 1C202@ 4.5 Vp-p
4.332 MHz