Ic Data - Yamaha R-N500 Service Manual

Hide thumbs Also See for R-N500:
Table of Contents

Advertisement

■ IC DATA

IC951: DM860A (DIGITAL P.C.B.)
Network microprocessor
* No replacement part available.
RESET, BOOT_SEL
1
2
VDD33
VSS33
A
USBDN
USBC
USBC
VDD33
VSS33
B
USBDP
USBT
USBT
VSS12
C
USBREXT
USBXO
USB
VDD12
D
USBVBUS
USBATST
USB
VSS33
USBVB
E
USBID
RTC
USDRV
VDD33
VDD33
F
RTCXIN
RTC
PLL
VDD12
VSS33
G
RTCXOUT
DCO
PLL
VSS12
VSS12
VDD12
H
DCO
PLL
PLL
J
PDOUT1
VCO1
XTALO
K
PDOUT0
VCO0
XTALI
L
AV0CLK
AOUTLN
AOUTRN
AV0
AV0
AV0
M
CTRL0
CTRL1
CTRL2
AV0
AV0
AV0
N
DATA2
DATA1
DATA0
AV1
AV1
AV1
P
DATA2
DATA1
DATA0
AV2
AV2
R
AV2CLK
CTRL1
DATA2
AV2
AV2
AV3
T
CTRL0
DATA1
CTRL1
AV2
AV3
AV4
U
DATA0
CTRL0
DATA1
AV4
V
NC
LCDD17
DATA0
1
2
General Purpose
Security Engine
Reset, Boot, OTP
AV0 Port
4xAudio, 1xVideo
I
2
S, I
8
S, DSD, video
AV2 Port
4xAudio
2
8
I
S, I
S, DSD
slave
AV3 Port
2xAudio
I
2
S, I
8
S, DSD,
SPDIF
AV4 Port
2xAudio
2
8
I
S, I
S, DSD,
SPDIF, ADAT
stereo
Audio
PWM-DAC
slave
Memory Bus,
SD/SRAM and System
System Extension
Extension Controller
slave
LCD Controller
LCD
USB 2.0
slave
USB
USB
OTG
PHY
8 kByte RAM
slave
UART
2 x UART-1
slave
SPI
SPI
3
4
5
6
7
8
n.c.
n.c.
VDD33
RFCLKP
RFRXQP
RFRXIP
n.c.
n.c.
VSS
RFCLKN
RFRXQN
RFRXIN
NRES12
USBXI
VSS
RREF
n.c.
OUT
NRES33
NRES33
NRES12
VDD33
VDD12
SSMWP
OUT
REF
REF
VDD12
VDD12
NC
VDD33IO VDD33IO
CORE
CORE
NC
VDD33IO
VSS
VSS
VSS
NC
VDD33IO
VSS
VSS
VSS
VDD12
NC
VSS
VSS
VSS
CORE
VDD12
NC
VSS
VSS
VSS
CORE
AOUTLP
VDD33IO
VSS
VSS
VSS
AOUTRP
VDD33IO
VSS
VSS
VSS
AV0
VDD12
VSS
VSS
VSS
DATA3
CORE
AV1
VDD12
VSS
VSS
VSS
DATA3
CORE
AV2
VDD12
VDD12
VDD33IO VDD33IO
DATA3
CORE
AV3
AV3CLK
LCDD11
LCDD7
LCDD3
DATA1
CTRL0
AV3
LCDD14
LCDD10
LCDD6
LCDD2
DATA0
CTRL1
LCDD16
LCDD13
LCDD9
LCDD5
LCDD1
CTRL2
LCDD15
LCDD12
LCDD8
LCDD4
LCDD0
CTRL3
3
4
5
6
7
8
Timing Engine
on-chip RAM
CLOCKS
2 PLLs, 3 DCOs
64 kBytes
master
DMA
slave
2 Forwarding Units
64 Contexts
S
ARM 926EJ-S
240 MHz
Y
I-cache 16 kByte
master
S
D-cache 16 kByte
T
slave
Interrupt Controller
GPIO
Watchdog, 2 Timer
E
RTSP Processor
M
160 MHz
master
I-cache 16 kByte
slave
TCM 48 kByte
Audio Engine
B
160 MHz
master
I-cache 4 kByte
slave
U
TCM 10 kByte
S
master
Ethernet MAC
(R/SSS)MII
10/100 Mbps
slave
NAND
NAND FLASH
slave
SSM
SSM Controller
9
10
11
12
13
14
HIGHZ
SSMD0
SSMD4
SSMCMD
RXD1
TEST1
SSMD1
SSMD5
TXD1
RXD0
n.c.
SSMCLK
SSMD2
SSMD6
TXD0
TCK
SSMCP
SSMD3
SSMD7
NRESET
SPIDI
VDD12
VDD12
VDD33IO
VDD33IO
CORE
CORE
VDD12
VSS
VSS
VSS
VSS
VSS
CORE
VDD12
VSS
VSS
VSS
VSS
VSS
CORE
VSS
VSS
VSS
VSS
VSS
VDD33IO
VSS
VSS
VSS
VSS
VSS
VDD33IO
VDD12
VSS
VSS
VSS
VSS
VSS
CORE
VDD12
VSS
VSS
VSS
VSS
VSS
CORE
VSS
VSS
VSS
VSS
VSS
VDD33IO
VSS
VSS
VSS
VSS
VSS
VDD33IO
VDD12
VDD12
VDD33IO VDD33IO
CORE
CORE
CORE
LCD
VPP
MIITXEN MIITXCLK MIIRXER
MIICRS
LCD
MII
LCDCLK
MIIITXER
MIIRXCLK MIICOL
RXDV
LCD
MIITXD0
MIITXD2
MIIRXD0
MIIRXD2
MIIMDIO
LCD
MIITXD1
MIITXD3
MIIRXD1 MIIRXD3
MIIMDC
9
10
11
12
13
14
15
16
17
18
TDO
TDI
A0
A1
A
TMS
SPICLK
SPINCS1
A2
B
SPINCS0
A3
A4
A5
C
SPIDO
A6
A7
A8
D
A9
A10
A11
A12
E
A13_RAS A14_CAS
A15_BA0 A16_BA1
F
A17_DQ
A18_DQ
A19
A20
G
M0
M1
A21
A22
A23
NCS3
H
NCS0
NCS1
NCS2
MEMCKE
J
MEMCLK
NWE
NOE
NWAIT
K
D3
D2
D1
D0
L
D7
D6
D5
D4
M
D11
D10
D9
D8
N
FD0
FD1
D13
D12
P
FD2
FD3
FD4
D14
R
FD5
FD6
FD7
D15
T
NFCE0
FCLE
NFWE
NFRB
U
MIIPHY
NFWP
NFRE
FALE
V
CLK
15
16
17
18
R-N500
39

Advertisement

Table of Contents
loading

Table of Contents