Service Manual HK 990/230 2 x 200W INTEGRATED STEREO AMPLIFIER Released EU2009 harman/kardon, Inc. Rev 0, 03/2009 250 Crossways Park Dr. Woodbury, New York, 11797...
Controls and Functions Power Indicator: This LED will illuminate Input Source Selector: Select input source Level Settings Button: Press to enter/exit in amber when the unit is in the Standby mode for listening by pressing one of the ”Source” but- the Balance left/right adjustment for the speakers to signal that the unit is ready to be turned on.
Page 5
Coil (low output and low impedance) car- CDR input jacks, for CD Recorder analog tridge. Remote OUT. Connect other Harman Kardon replay. devices (you may also experiment with other If your record player has a separate Ground...
Remote Control Band: Switches between frequency bands on a Mute: Press this button to momentarily silence Tuner. the HK 990. “Muted” flashes in the front panel display. Press again to re-activate sound output. FM Mode: Switches between Stereo and Mono on a Tuner.
Page 7
AMP Adjustment Iding Adjustment Precaution for handling measuring instrument The ground side of the measuring instrument to be connected to the speaker terminal of this unit must be kept in floating condition because this unit is equiped with the floating balanced power amplifier.
Page 9
High Performance Multibit - DAC with SACD Playback AD1955ARS FEATURES FUNCTIONAL BLOCK DIAGRAM 5 V Power Supply Stereo Audio DAC System Accepts 16-/18-/20-/24-Bit Data MASTER CONTROL BITSTREAM Supports 24-Bit, 192 kHz Sample Rate PCM Audio Data CLOCK INPUT DATA INPUT INPUT Supports SACD Bit Stream and External Digital Filter Interface...
Page 10
AD1955ARS ABSOLUTE MAXIMUM RATINGS PACKAGE CHARACTERISTICS Parameter Unit Package Unit to DGND –0.3 °C/W (Thermal Resistance 109.0 to AGND –0.3 [Junction-to-Ambient]) Digital Inputs DGND – 0.3 + 0.3 °C/W (Thermal Resistance 39.0 Analog Outputs AGND – 0.3 + 0.3 [Junction-to-Case]) AGND to DGND –0.3 +0.3...
Page 11
Advanced AMS1117 Monolithic 1A LOW DROPOUT VOLTAGE REGULATOR Systems FEATURES APPLICATIONS • • Three Terminal Adjustable or Fixed Voltages* • • High Efficiency Linear Regulators • • Post Regulators for Switching Supplies 1.5V, 1.8V, 2.5V, 2.85V, 3.3V and 5.0V • • Output Current of 1A •...
Page 12
BSS123 N-CHANNEL ENHANCEMENT MODE FIELD EFFECT TRANSISTOR Features · Low Gate Threshold Voltage SOT-23 · Low Input Capacitance · Fast Switching Speed 0.37 0.51 · Low Input/Output Leakage 1.20 1.40 · High Drain-Source Voltage Rating 2.30 2.50 0.89 1.03 Mechanical Data TOP VIEW 0.45 0.60...
Page 13
ICS83905 Integrated Circuit , 1:6 C RYSTAL NTERFACE Systems, Inc. LVCMOS / LVTTL F ANOUT UFFER ENERAL ESCRIPTION EATURES • 6 LVCMOS / LVTTL outputs The ICS83905 is a low skew, 1-to-6 LVCMOS / LVTTL Fanout Buffer and a member of the •...
OPA134 ® OPA2134 OPA4134 High Performance AUDIO OPERATIONAL AMPLIFIERS FEATURES DESCRIPTION ● SUPERIOR SOUND QUALITY The OPA134 series are ultra-low distortion, low noise operational amplifiers fully specified for audio appli- ● ULTRA LOW DISTORTION: 0.00008% cations. A true FET input stage was incorporated to ●...
Page 15
PCA9554A REMOTE 8-BIT I C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT AND CONFIGURATION REGISTERS www.ti.com SCPS127A – SEPTEMBER 2006 – REVISED FEBRUARY 2007 FEATURES • I C to Parallel Port Expander • Power-Up With All Channels Configured as Inputs •...
Page 16
Burr Brown Products from Texas Instruments SRC4392 SBFS029B – DECEMBER 2005 – REVISED APRIL 2006 Two-Channel, Asynchronous Sample Rate Converter with Integrated Digital Audio Interface Receiver and Transmitter FEATURES • Digital Audio Interface Receiver (DIR) • Two-Channel Asynchronous Sample Rate –...
Page 17
WM8740 24-bit, High Performance 192kHz Stereo DAC Advanced Information, July 2000, Rev 1.7 DESCRIPTION FEATURES • 120dB SNR (‘A’ weighted mono @48kHz), THD+N: -104dB The WM8740 is a very high performance stereo DAC @ FS designed for audio applications such as CD, DVD, home •...
November 2004 LM137/LM337 3-Terminal Adjustable Negative Regulators n Excellent thermal regulation, 0.002%/W General Description n 77 dB ripple rejection The LM137/LM337 are adjustable 3-terminal negative volt- n Excellent rejection of thermal transients age regulators capable of supplying in excess of −1.5A over n 50 ppm/˚C temperature coefficient an output voltage range of −1.2V to −37V.
Page 21
August 1999 LM117/LM317A/LM317 3-Terminal Adjustable Regulator General Description age, supplies of several hundred volts can be regulated as long as the maximum input to output differential is not ex- The LM117 series of adjustable 3-terminal positive voltage ceeded, i.e., avoid short-circuiting the output. regulators is capable of supplying in excess of 1.5A over a Also, it makes an especially simple adjustable switching 1.2V to 37V output range.
L7805CV ABSOLUTE MAXIMUM RATINGS Symbol Parameter Value Unit DC Input Voltage (for V = 5 to 18V) (for V = 20, 24V) Output Current Internally limited Power Dissipation Internally limited Operating Junction Temperature Range (for L7800) -55 to 150 (for L7800C) 0 to 150 Storage Temperature Range -65 to 150...
Page 23
Advanced AMS1085CT Monolithic 3A LOW DROPOUT VOLTAGE REGULATOR Systems FEATURES APPLICATIONS • • Three Terminal Adjustable or Fixed Voltages • • High Efficiency Linear Regulators • • Post Regulators for Switching Supplies 1.5V, 2.5V, 2.85V, 3.0V, 3.3V, 3.5V and 5.0V •...
Low Cost, General Purpose High Speed JFET Amplifier AD825 FEATURES CONNECTION DIAGRAM High Speed 8-Lead Plastic SOIC (R) Package 41 MHz, –3 dB Bandwidth 125 V/ s Slew Rate 80 ns Settling Time Input Bias Current of 20 pA and Noise Current of AD825 10 fA/√Hz –IN...
Page 25
July 2008 TIP31/TIP31A/TIP31B/TIP31C NPN Epitaxial Silicon Transistor Features • Complementary to TIP32/TIP32A/TIP32B/TIP32C 1. Base 2. Collector 3. Emitter Absolute Maximum Ratings =25 C unless otherwise noted Symbol Parameter Value Units Collector-Base Voltage : TIP31 : TIP31A : TIP31B : TIP31C Collector-Emitter Voltage : TIP31 : TIP31A : TIP31B...
Page 26
July 2008 TIP32/TIP32A/TIP32B/TIP32C PNP Epitaxial Silicon Transistor Features • Complementary to TIP31/TIP31A/TIP31B/TIP31C 1. Base 2. Collector 3. Emitter Absolute Maximum Ratings =25 C unless otherwise noted Symbol Parameter Value Units Collector-Base Voltage : TIP32 - 40 : TIP32A - 60 : TIP32B - 80 : TIP32C...
Page 27
ULN2001A, ULN2002A, ULN2003A, ULN2004A DARLINGTON TRANSISTOR ARRAYS SLRS027 – DECEMBER 1976 – REVISED APRIL 1993 HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAYS 500-mA Rated Collector Current D OR N PACKAGE (Single Output) (TOP VIEW) High-Voltage Outputs . . . 50 V Output Clamp Diodes Inputs Compatible With Various Types of Logic Relay Driver Applications...
Aureus TMS320DA708, TMS320DA708B, TMS320DA788B Floating-Point Digital Signal Processors www.ti.com SPRS297E – JULY 2005 – REVISED JULY 2007 1 Second Generation Aureus™ DSPs 1.1 Features • DA708/B/DA788B: 32-/64-Bit 250-/266-MHz Floating-Point DSP • Upgrades to C67x+ CPU From DA6xx Family: – 2X CPU Registers [64 General-Purpose] –...
Page 30
Aureus TMS320DA708, TMS320DA708B, TMS320DA788B Floating-Point Digital Signal Processors www.ti.com SPRS297E – JULY 2005 – REVISED JULY 2007 1.2 Trademarks Aureus, Perfect Playback, DSP/BIOS, PowerPAD, TMS320C6000, C6000, Code Composer Studio, XDS, TMS320, TMS320C62x, and TMS320C67x are trademarks of Texas Instruments. Audyssey MultEQ XT, MultEQ, PrevEQ, and 2EQ are registered trademarks of Audyssey Laboratories. SRS is a registered trademark of SRS Labs, Inc.
Page 31
Aureus TMS320DA708, TMS320DA708B, TMS320DA788B Floating-Point Digital Signal Processors www.ti.com SPRS297E – JULY 2005 – REVISED JULY 2007 2.13 Pin Maps Figure 2-2 shows the pin assignments on the 144-pin RFP package. Figure 2-2. 144-Pin Low-Profile Quad Flatpack (RFP Suffix)—Top View Device Overview Submit Documentation Feedback...
Page 32
Aureus TMS320DA708, TMS320DA708B, TMS320DA788B Floating-Point Digital Signal Processors www.ti.com SPRS297E – JULY 2005 – REVISED JULY 2007 PowerPAD™ Plastic Quad Flatpack Mechanical Data Drawing (RFP) DA708/B/DA788B Device-Specific RFP (S-PQFP-G144) PowerPAD™ PLASTIC QUAD FLATPACK 0 ° − ° All linear dimensions are in millimeters. This drawing is subject to change without notice.
64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O Document Title 4Bank x 1M x 16bits Synchronous DRAM Revision History Revision No. History Draft Date Remark First Version Release Nov. 2004 1. Changed tOH: 2.0 --> 2.5 [tCK = 7 & 7.5 (CL3) Product] 1.
Synchronous DRAM Memory 64Mbit (4Mx16bit) HY57V641620E(L/S)T(P)-xI Series DESCRIPTION The Hynix HY57V641620E(L/S)T(P) series is a 67,108,864bit CMOS Synchronous DRAM, ideally suited for the memory applications which require wide data I/O and high bandwidth. HY57V641620E(L/S)T(P) is organized as 4banks of 1,048,576x16. HY57V641620E(L/S)T(P) is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input.
Page 36
Synchronous DRAM Memory 64Mbit (4Mx16bit) HY57V641620E(L/S)T(P)-xI Series PIN DESCRIPTION SYMBOL TYPE DESCRIPTION The system clock input. All other inputs are registered to the Clock SDRAM on the rising edge of CLK Controls internal clock signal and when deactivated, the SDRAM will Clock Enable be one of the states among power down, suspend or self refresh Chip Select...
Synchronous DRAM Memory 64Mbit (4Mx16bit) HY57V641620E(L/S)T(P)-xI Series FUNCTIONAL BLOCK DIAGRAM 1Mbit x 4banks x 16 I/O Synchronous DRAM Internal Row Self refresh Counter logic & timer 1Mx16 BANK 3 1Mx16 BANK 2 Row Active 1Mx16 BANK 1 Decoder 1Mx16 BANK 0 Refresh Memory Cell...
S29AL016D 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory Data Sheet PRELIMINARY Distinctive Characteristics Architectural Advantages Ultra low power consumption (typical values at 5 MHz) Single power supply operation — 200 nA Automatic Sleep mode current —...
P r e l i m i n a r y Connection Diagrams BYTE# DQ15/A-1 DQ14 DQ13 DQ12 RESET# Standard TSOP DQ11 RY/BY# DQ10 RESET# Standard SOP BYTE# DQ15/A-1 DQ14 DQ13 DQ10 DQ12 DQ11 S29AL016D S29AL016D_00_A2 December 17, 2004...
P r e l i m i n a r y Connection Diagrams FBGA Top View, Balls Facing Down BYTE# DQ15/A-1 DQ14 DQ13 RESET# DQ12 RY/BY# DQ10 DQ11 Special Handling Instructions Special handling is required for Flash Memory products in FBGA packages. Flash memory devices in FBGA packages may be damaged if exposed to ultra- sonic cleaning methods.
P r e l i m i n a r y Pin Configuration A0–A19 20 addresses DQ0–DQ14 15 data inputs/outputs DQ15/A-1 DQ15 (data input/output, word mode), A-1 (LSB address input, byte mode) BYTE# Selects 8-bit or 16-bit mode Chip enable Output enable Write enable RESET#...
P r e l i m i n a r y Physical Dimensions TS 048—48-Pin Standard TSOP S29AL016D S29AL016D_00_A2 December 17, 2004...
Page 43
P r e l i m i n a r y 0.10 STANDARD PIN OUT (TOP VIEW) 2X (N/2 TIPS) 0.10 0.10 REVERSE PIN OUT (TOP VIEW) SEE DETAIL B 0.25 SEATING 2X (N/2 TIPS) PLANE SEE DETAIL A 0.08MM (0.0031") C A - B S WITH PLATING...
Page 44
SN74LVC823A 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS www.ti.com SCAS305I – MARCH 1993 – REVISED FEBRUARY 2005 FEATURES • Operates From 1.65 V to 3.6 V ( T O • Inputs Accept Voltages to 5.5 V • Max t of 7.9 ns at 3.3 V •...
SN74LVC823A 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS www.ti.com SCAS305I – MARCH 1993 – REVISED FEBRUARY 2005 DESCRIPTION/ORDERING INFORMATION (CONTINUED) A buffered output-enable (OE) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or the high-impedance state.
DS1818 3.3V EconoReset with Pushbutton www.maxim-ic.com FEATURES PIN ASSIGNMENT § Automatically restarts a microprocessor after power failure DALLAS § Monitors pushbutton for external override DS1818 Econo § Maintains reset for 150 ms after V Reset returns to an in-tolerance condition §...
March 1999 Revised February 2005 NC7WZ07 TinyLogic£ UHS Dual Buffer (Open Drain Outputs) General Description Features ■ Space saving SC70 6-lead package The NC7WZ07 is a dual buffer with open drain outputs £ ¥ from Fairchild's Ultra High Speed Series of TinyLogic ■...
Page 48
Logic Symbol Connection Diagrams IEEE/IEC Pin Assignments for SC70 (Top View) Pin Descriptions Pin One Orientation Diagram Pin Names Description Data Inputs Output Function Table AAA represents Product Code Top Mark - see ordering code Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).
www.fairchildsemi.com FAN1112 1A 1.2V Low Dropout Linear Regulator Features Description • Low dropout voltage The FAN1112 is a 1.2V low dropout three-terminal • Load regulation: 0.05% typical regulator with 1A output current capability. The device has • Trimmed current limit been optimized for low voltage where transient response and •...
PRODUCT SPECIFICATION FAN1112 Pin Assignments Front View Tab is V Front View Tab is GND OUT 4-Lead Plastic SOT-223 3-Lead Plastic TO-252 Θ Θ = 15°C/W* = 3°C/W* *With package soldered to 0.5 square inch copper area over backside ground plane or internal power plane., Θ can vary from 30°C/W to more than 50°C/W.
PIC18F87J10 Family Data Sheet 64/80-Pin High-Performance, 1-Mbit Flash Microcontrollers with nanoWatt Technology Advance Information 2005 Microchip Technology Inc. DS39663A...
Page 52
Note the following details of the code protection feature on Microchip devices: • Microchip products meet the specification contained in their particular Microchip Data Sheet. • Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
Page 53
PIC18F87J10 FAMILY 64/80-Pin, High-Performance, 1-Mbit Flash Microcontrollers with nanoWatt Technology Special Microcontroller Features: Peripheral Highlights: • Operating voltage range: 2.0V to 3.6V • High-current sink/source 25 mA/25 mA (PORTB and PORTC) • 5.5V tolerant input (digital pins only) • Four programmable external interrupts •...
Features • Low-voltage and Standard-voltage Operation – 2.7 (V = 2.7V to 5.5V) – 1.8 (V = 1.8V to 5.5V) • Internally Organized 128 x 8 (1K), 256 x 8 (2K), 512 x 8 (4K), 1024 x 8 (8K) or 2048 x 8 (16K) •...
LD1117 SERIES LOW DROP FIXED AND ADJUSTABLE POSITIVE VOLTAGE REGULATORS LOW DROPOUT VOLTAGE (1V TYP) ■ 2.85V DEVICE PERFORMANCES ARE ■ SUITABLE FOR SCSI-2 ACTIVE TERMINATION OUTPUT CURRENT UP TO 800mA ■ SOT-223 SO-8 FIXED OUTPUT VOLTAGE OF: 1.8V, 2.5V, ■...
LD1117 SERIES ABSOLUTE MAXIMUM RATINGS Symbol Parameter Value Unit DC Input Voltage Power Dissipation to t Storage Temperature Range -40 to 150 Operating Junction Temperature Range 0 to 125 Absolute Maximum Ratings are those value beyond which damage to the device may occur. Functional operation under these condition is not implied.
Page 59
www.fairchildsemi.com KA78XX/KA78XXA 3-Terminal 1A Positive Voltage Regulator Features Description • Output Current up to 1A The KA78XX/KA78XXA series of three-terminal positive • Output Voltages of 5, 6, 8, 9, 10, 12, 15, 18, 24V regulator are available in the TO-220/D-PAK package and •...
Page 61
19-4323; Rev 10; 8/01 +5V-Powered, Multichannel RS-232 Drivers/Receivers General Description ____________________________Features The MAX220–MAX249 family of line drivers/receivers is Superior to Bipolar intended for all EIA/TIA-232E and V.28/V.24 communica- ♦ Operate from Single +5V Power Supply tions interfaces, particularly applications where ±12V is (+5V and +12V—MAX231/MAX239) not available.
Page 62
+5V-Powered, Multichannel RS-232 Drivers/Receivers +5V INPUT TOP VIEW 2 +10V +5V TO +10V VOLTAGE DOUBLER -10V +10V TO -10V VOLTAGE INVERTER MAX220 MAX232 400k MAX232A TTL/CMOS RS-232 INPUTS 400k OUTPUTS DIP/SO R1 I TTL/CMOS RS-232 CAPACITANCE (µF) OUTPUTS INPUTS DEVICE MAX220 MAX232 MAX232A...
Page 63
2SC2073 2SC2406 1. BASE 2. COLLECTOR 3. EMITTER 2SC1815 2SA950 2SC2458 2SC2235 2SC2120 1. EMITTER 1. EMITTER 1. EMITTER 1. EMITTER 1. EMITTER 2. COLLECTOR 2. COLLECTOR 2. COLLECTOR 2. COLLECTOR 2. COLLECTOR 3. BASE 3. BASE 3. BASE 3. BASE 3.
Page 64
Low Cost, General-Purpose High Speed JFET Amplifier AD825 FEATURES CONNECTION DIAGRAMS High speed 41 MHz, −3 dB bandwidth AD825 –IN 125 V/µs slew rate TOP VIEW OUTPUT (Not to Scale) 80 ns settling time –V Input bias current of 20 pA and noise current of 10 fA/√Hz NC = NO CONNECT Input voltage noise of 12 nV/√Hz Figure 1.
Page 65
ASAHI KASEI [AK4683] AK4683 Asynchronous Multi-Channel Audio CODEC with DIR/T GENERAL DESCRIPTION The AK4683 is a single chip CODEC that includes two channels of ADC and four channels of DAC. The ADC outputs 24bit data and the DAC accepts up to 24bit input data. The ADC has the Enhanced Dual Bit architecture with wide dynamic range.
Page 67
ASAHI KASEI [AK4683] PIN/FUNCTION Pin Name Function PVDD PLL Power supply Pin, 4.5V 5.5V Receiver Channel 0 Pin (Internal biased pin. Internally biased at PVDD/2) Control Mode Select Pin. “L”: 4-wire Serial, “H”: I C Bus Receiver Channel 1 Pin Receiver Channel 2 Pin Receiver Channel 3 Pin Interrupt Pin...
Page 68
ASAHI KASEI [AK4683] Pin Name Function LOUT2 DAC2 Lch Positive Analog Output Pin ROUT2 DAC2 Rch Positive Analog Output Pin LOUT1 DAC1 Lch Positive Analog Output Pin ROUT1 DAC1 Rch Positive Analog Output Pin DAC/ADC Common Voltage Output Pin VCOM 2.2 F capacitor should be connected to AVSS2 externally.
Page 69
CS5361 114 dB, 192 kHz, Multi-Bit Audio A/D Converter Features General Description The CS5361 is a complete analog-to-digital converter for Advanced Multi-bit Delta-sigma Architecture digital audio systems. It performs sampling, analog-to- 24-bit Conversion digital conversion, and anti-alias filtering. The CS5361 generates 24-bit values for both left and right inputs in 114 dB Dynamic Range serial form at sample rates up to 192 kHz per channel.
CS5361 2.0 PIN DESCRIPTIONS FILT+ REFGND LRCK SCLK AINR+ MCLK AINR- AINL- SDOUT AINL+ MDIV OVFL S/LJ Pin Name Pin Description Reset (Input) - The device enters a low power mode when low. Master/Slave Mode (Input) - Selects operation as either clock master or slave. Left Right Clock (Input/Output) - Determines which channel, Left or Right, is currently active on the LRCK serial audio data line.
Page 75
Philips Semiconductors Product data sheet 16-bit I C and SMBus I/O port with interrupt PCA9555 DESCRIPTION The PCA9555 is a 24-pin CMOS device that provide 16 bits of General Purpose parallel Input/Output (GPIO) expansion for C/SMBus applications and was developed to enhance the Philips family of I@C I/O expanders.
Page 76
Philips Semiconductors Product data sheet 16-bit I C and SMBus I/O port with interrupt PCA9555 PIN CONFIGURATION — DIP, SO, SSOP, TSSOP PIN CONFIGURATION — HVQFN I/O0.0 I/O1.7 I/O0.1 I/O0.0 I/O1.6 I/O0.2 I/O0.1 I/O1.7 I/O0.3 I/O1.5 I/O0.2 I/O1.6 I/O0.3 I/O1.5 I/O0.4 I/O1.4 I/O0.4...
Page 77
Philips Semiconductors Product data sheet 16-bit I C and SMBus I/O port with interrupt PCA9555 BLOCK DIAGRAM PCA9555 I/O1.0 I/O1.1 I/O1.2 INPUT/ I/O1.3 8-BIT OUTPUT PORTS I/O1.4 I/O1.5 WRITE pulse I/O1.6 READ pulse I/O1.7 C/SMBUS CONTROL I/O0.0 I/O0.1 I/O0.2 INPUT INPUT/ 8-BIT I/O0.3...
Page 79
TL071, TL071A, TL071B, TL072 TL072A, TL072B, TL074, TL074A, TL074B LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS SLOS080D – SEPTEMBER 1978 – REVISED AUGUST 1996 Low Power Consumption Low Noise = 18 nV/√Hz Typ at f = 1 kHz Wide Common-Mode and Differential Voltage Ranges High Input Impedance .
Page 80
TL071, TL071A, TL071B, TL072 TL072A, TL072B, TL074, TL074A, TL074B LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS SLOS080D – SEPTEMBER 1978 – REVISED AUGUST 1996 TL071, TL071A, TL071B TL072, TL072A, TL072B TL074, TL074A, TL074B D, JG, P, OR PW PACKAGE D, JG, P, OR PW PACKAGE D, J, N, OR PW PACKAGE (TOP VIEW) (TOP VIEW)
Page 81
2SA1298 PNP 3-Pin Regulaeor IC 2SA1312 PNP LD1117S5.0 DTC343TK NPN 2SC3324 NPN 2SC3265 NPN 2SC1035 NPN V OUT V IN 1) Emitter SOT-223 2) Base 3) Collector...
Page 107
-15V -15V IC4B TPA6120A2 IC4A TPA6120A2 +15V CK-6.35-02 L IN +15V TO Pamp PCB C2120 R IN CN13 HP DETECT 331P IN4148 HP L 331P HP R OPEN 4P(2.0) +15V RELAY1 JRC-27F/012-M(555) 2.12V +15V TO Pamp PCB 2.2K +15V -15V 150P 10u16 CN12...