1. Manuals
  2. Brands
  3. Omega Engineering Manuals
  4. I/O Systems
  5. DIGITAL INPUT/OUTPUT PCI-DIO96
  6. User manual

Omega Engineering DIGITAL INPUT/OUTPUT PCI-DIO96 User Manual

Digital input/output
Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
PCI-DIO96
DIGITAL INPUT/OUTPUT
User's Manual
Revision 2
November, 2000

Advertisement

Table of Contents
loading

Related Manuals for Omega Engineering DIGITAL INPUT/OUTPUT PCI-DIO96

Summary of Contents for Omega Engineering DIGITAL INPUT/OUTPUT PCI-DIO96

  • Page 1 PCI-DIO96 DIGITAL INPUT/OUTPUT User’s Manual Revision 2 November, 2000...

  • Page 2: Table Of Contents

    TABLE OF CONTENTS 1 INTRODUCTION 2 INSTALLATION ..........3 I/O CONNECTIONS 3.1 CABLES AND SCREW TERMINAL BOARDS 3.2 CONNECTOR DIAGRAM...
  • Page 3 This page is blank.

  • Page 4: Introduction

    1 INTRODUCTION The PCI-DIO96 is a 96-bit line digital I/O board. The board provides the 96 bits in four 24-bit groups. Each group provides an 8-bit port A and port B, as well as an 8-bit port C that can be split into independent 4-bit port C-HI and a 4-bit port C-LO. See Figure 1-1 below.

  • Page 5: Installation

    2 INSTALLATION The PCI-DIO96 boards are completely plug-and-play. There are no switches or jumpers on the board. All board addresses are set by your computer’s plug-and-play software. InstaCal is the installation, calibration and test software supplied with your data acquisition / IO hardware. Refer to the Extended Software Installation Manual to install InstaCal.

  • Page 6: Connector Diagram

    3.2 CONNECTOR DIAGRAM The PCI-DIO96 I/O connector is a 100-pin type connector accessible from the rear of the PC at the expansion backplate See Figure 3-1 below for the board pin out. Figure 3-1. PCI-DIO96 100-Pin Connector Pin Out...
  • Page 7 BOARD’S 100-PIN I/O CONNECTOR I/O PINS 1 TO 50 SIGNAL CONDITIONING or 50-PIN SCREW TERMINAL BOARD. SIGNAL CONDITIONING OR 50-PIN SCREW TERMINAL BOARD Figure 3-2. Cable C100FF-xx Configuration C100FF-xx CABLE I/O PINS 51 TO 100...
  • Page 8 Figure 3-3. Pin Translation - Pins 51 to 100 DI/O Signals...

  • Page 9: Signal Connection Considerations

    All the digital inputs on the PCI-DIO96 are 8255 CMOS TTL. The PCI-DIO96 output signals are 8255 CMOS. OMEGA Engineering Inc. offers a wide variety of digital signal conditioning products that provide an ideal interface between high voltage and/or high current signals and the PCI-DIO96.

  • Page 10: Cio-Erb24 & Ssr-Rack24 Connections

    3.4 CIO-ERB24 & SSR-RACK24 CONNECTIONS PCI-DIO96 boards provide digital I/O in two major groups of 48 bits each (96 total, but each side of the C100FF-xx cable provides 48 bits). However, many popular relay and SSR boards provide only 24-bits of I/O. The CIO-ERB24 and SSR-RACK24 each implements a connector scheme where all 96 bits of the PCI-DIO96 board may be used to control relays and/or SSRs.

  • Page 11: Software

    4 SOFTWARE We highly recommend that users take advantage of our Universal Library package's easy-to-use programming interfaces. However, if you are an experienced programmer, and wish to read and write directly to the board, we have provided a detailed register map in the next chapter. 4.1 UNIVERSAL LIBRARY The Universal Library provides complete access to the PCI-DIO96 functions from a range of programming languages.

  • Page 12: Register Maps

    The PCI Controller, a PLX-9052, has four configuration, control, and status registers (Table 5-1). They are described in the following section. Table 5-1. I/O Region Register Operations I/O Region Function BADR0 PCI memory-mapped configuration registers BADR1 PCI I/O-mapped config. registers BADR2 BADR3 Digital I/O registers...

  • Page 13: Badr2

    INTE Interrupt enable (local): 0 = disabled, 1 = enabled (default) INTPOL Interrupt polarity: 0 = active low (default), 1 = active high Interrupt status: 0 = interrupt not active, 1 = interrupt active PCINT PCI interrupt enable: 0 = disabled (default), 1 = enabled LEVEL/EDGE Interrupt trigger control: 0 = level triggered mode (default), 1 = edge triggered mode...

  • Page 14: Badr3

    5.4 BADR3 BADR3 is an 8-bit data bus for reading, writing and control of the individual 82C55 chips and the 82C54. Refer to Table 5-2 for register offsets. REGISTER READ FUNCTION BADR3 + 0 Group 0 Port A Data BADR3 + 1 Group 0 Port B Data BADR3 + 2 Group 0 Port C Data...
  • Page 15 GROUP 0, PORT B DATA BADR3 + 1 READ/WRITE GROUP 0, PORT C DATA BADR3 + 2 READ/WRITE GROUP 0 CONFIGURE BADR3 + 3 READ/WRITE This register is used to configure the Group 0 ports as either input or output, and configures the operating mode to mode 0, 1 or 2.

  • Page 16: Group 1 8255 Configuration & Data

    Table 5-3. DIO Port Configurations/Per Group Programming Codes Notes: ‘CU’ is PORT C upper nibble, ‘CL’ is PORT C lower nibble. 5.4.2 Group 1 8255 Configuration & Data GROUP 1, PORT A DATA BADR3 + 4 READ/WRITE GROUP 1, PORT B DATA BADR3 + 5 READ/WRITE GROUP 1, PORT C DATA...

  • Page 17: Group 2 8255 Configuration & Data

    GROUP 1 CONFIGURE BADR3 + 7 READ/WRITE 5.4.3 Group 2 8255 Configuration & Data GROUP 2, PORT A DATA BADR3 + 8 READ/WRITE GROUP 2, PORT B DATA BADR3 + 9 READ/WRITE GROUP 2, PORT C DATA BADR3 + A hex READ/WRITE GROUP 2 CONFIGURE BADR3 + B hex...

  • Page 18: 8254 Configuration & Data

    GROUP 3, PORT B DATA BADR3 + D hex READ/WRITE GROUP 3, PORT C DATA BADR3 + E hex READ/WRITE GROUP 3 CONFIGURE BADR3 + F hex READ/WRITE 5.4.5 8254 Configuration & Data COUNTER 1 DATA BADR3 + 10 hex READ/WRITE The 82C54 counters 1 and 2 have been configured in hardware to produce a 32-bit counter for use in interrupt generation.

  • Page 19: 8255 Interrupt Source Configure

    COUNTER CONFIGURATION BADR3 + 13 hex READ/WRITE This register is used to set the operating modes of each of the 82C54’s counters. Configure the counters by writing mode information to the Configure register, followed by the count information written to the specific counter (data) registers. Refer to the Celeritous 82C54 data sheets for more detailed information.

  • Page 20: Counter Interrupt Source Configure

    5.4.7 Counter Interrupt Source Configure BADR3 + 15 hex READ/WRITE INTEN Enables or disabled interrupts. 1 = enabled, 0 = disabled CTRIR Enables or disables the counters as an interrupt source. 1 = counters may generate interrupts. 0 = counters cannot generate interrupts. CTR1 Controls whether counter 2 is the interrupt source, or counter 1 is the interrupt source.

  • Page 21: Specifications

    6 SPECIFICATIONS Power Consumption Digital Input / Output Digital Type Number of I/O Configuration per 82C55 Output High Output Low Input High Input Low Power-up / reset state Pull-Up/Pull-Down Resistors Counter Section Counter type Configuration Counter 1 Counter 2 Counter 3 - Not used 150 mA max Four 82C55 2 banks of 8 and 2 banks of 4, or...
  • Page 22 Interrupts The interrupt control registers function with the four 82C55 devices and the 82C54 counter timer to provide interrupt sources. Interrupt PCI Interrupt enable Interrupt polarity Interrupt sources Crystal Oscillator Oscillator type Frequency Frequency stability Environmental Operating temperature range Storage temperature range Humidity Mechanical Card dimensions...

  • Page 23: Electronics And Interfacing

    7 ELECTRONICS AND INTERFACING This brief introduction to the electronics most often needed by digital I/O board users covers a few key concepts. WHENEVER AN 82C55 IS POWERED-ON OR RESET, ALL PINS ARE SET TO HIGH-IMPEDANCE INPUT. FOLLOWING STANDARD TTL FUNCTIONALITY, THESE INPUTS WILL TYPICALLY FLOAT HIGH, AND MAY HAVE ENOUGH DRIVE CURRENT TO TURN ON EXTERNAL DEVICES.

  • Page 24: Ttl To Solid State Relays

    AC and DC voltages. These AC and high DC voltages cannot be controlled or read directly by the TTL digital lines of a PCI-DIO96. Solid State Relays, such as those available from OMEGA Engineering Inc. allow control and monitoring of AC and high DC voltages and provide up to 4000VAC isolation.

  • Page 25: Voltage Dividers

    The most convenient way to use solid state relays and a PCI-DIO96 board is to use a Solid State Relay Rack. An SSR Rack is a circuit board with input buffer amplifiers that are powerful enough to switch the SSRs. The buffer amplifiers and SSRs are socketed.
  • Page 26 R1=(A-1)*R2 Digital inputs can readily use voltage dividers. For example, if you wish to measure a digital signal that is at 0 volts when off and 24 volts when on, you cannot connect that directly to the PCI-DIO96 digital inputs. The voltage must be dropped to 5 volts max when on.
  • Page 27 For Your Notes...
  • Page 28 For Your Notes...
  • Page 29 For Your Notes...
  • Page 30 EC Declaration of Conformity PCI-DIO96 Part Number to which this declaration relates, meets the essential requirements, is in conformity with, and CE marking has been applied according to the relevant EC Directives listed below using the relevant section of the following EC standards and other normative documents: EU EMC Directive 89/336/EEC: Essential requirements relating to electromagnetic compatibility.
  • Page 31 OMEGA Engineering Inc. One OMEGA Drive Stamford, CT 06801 (800) 872-9436 Fax: (203) 359-7700 E-mail: info@omega.com www. omega.com...

Table of Contents