Table of Contents
Advertisement
WR
POM1
WR
PU0
RD
WR
PORT
WR
PM
POM1:
Port output mode register 1
PU0:
Pull-up resistor option register 0
PM:
Port mode register
RD:
Port 2 read signal
WR:
Port 2 write signal
66
CHAPTER 4
PORT FUNCTIONS
Figure 4-8. Block Diagram of P25
POM125
PU02
Output latch
(P25)
PM25
User's Manual U12978EJ3V0UD
V
DD0
P-ch
V
DD0
P25
P-ch
N-ch
Advertisement
Table of Contents
