Motorola DSP56303 User Manual page 147

24-bit digital signal processor
Table of Contents

Advertisement

Table 6-19. HI08 Programming Model, DSP Side (Continued)
Register
Bit
Bit
No.
8
HROD
HPCR
9
HDSP
10
HASP
11
HMUX
12
HDDS
13
HCSP
14
HRP
15
HAP
HSR
0
HRDF
1
HTDE
2
HCP
3
HF0
4
HF1
HBAR
7–0
BA[10–3] Host Base
HRX
23–0
HTX
23–0
HDR
16–0
D[16–0] GPIO signal Data
HDRR
16–0 DR[16–0] GPIO signal
Bit
Name
Value
Host Request
0
Open Drain
1
Host Data Strobe
0
Polarity
1
Host Address
0
Strobe Polarity
1
Host Multiplexed
0
Bus
1
Host Dual Data
0
Strobe
1
Host Chip Select
0
Polarity
1
Host Request
0
Polarity
1
Host Acknowledge
0
Polarity
1
Host Receive Data
0
Full
1
Host Transmit
1
Data Empty
0
Host Command
0
Pending
1
Host Flag 0
Host Flag 1
Address Register
DSP Receive Data
Register
DSP Transmit
Data Register
0
Direction
1
Host Interface (HI08)
Programming Model Quick Reference
Function
HREQ/HTRQ/HRRQ = driven
HREQ/HTRQ/HRRQ = open drain
HDS/HRD/HWR active low
HDS/HRD/HWR active high
HAS active low
HAS active high
Separate address and data lines
Multiplexed address/data
Single Data Strobe (HDS)
Double Data Strobe (HWR, HRD)
HCS active low
HCS active high
HREQ/HTRQ/HRRQ active low
HREQ/HTRQ/HRRQ active high
HACK active low
HACK active high
no receive data to be read
Receive Data Register is full
The Transmit Data Register is
empty.
The Transmit Data Register is not
empty.
no host command pending
host command pending
Input
Output
Reset Type
HW/
Indivi-
STOP
SW
dual
0
0
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
0
0
$80
empty
empty
$0000
$0000
6-33

Advertisement

Table of Contents
loading

Table of Contents