Hitachi 15LD2200 Service Manual page 24

15” tft tv
Hide thumbs Also See for 15LD2200:
Table of Contents

Advertisement

Signal
Pin
Type
PORTA3
205
PORTA4
204
PORTA5
203
PORTA6
202
PORTA7
201
RXD
53
I/O U5
TXD
54
I/O U5
TESTEN
137
RESET_N
132
BOD
XI
169
XO
170
75,
95,
135,
VDD1
146,
173,
184
15" TFT TV Service Manual
General-purpose I/O port bit controlled by PADAT3 and PAEN3. This pin can also
I/O
function as an external clock source for DCLK (DCLKEXT) when both the internal
U5
PLLs are disabled or when DPLLBYP=1.
General-purpose I/O port bit controlled by PADAT4 and PAEN4. This pin has one
other possible function when IREN=1. When IREN=1 and PAEN4=1, this pin can
I/O
function as an input to the on-chip IR receiver 0. (IRRCVR0)
U5
General-purpose I/O port bit controlled by PADAT5 and PAEN5. This pin has other
possible functions depending on the IREN, EIEN registers. When EIEN=1 and
PAEN5=1, this pin can function as an external interrupt to the on-chip CPU. When
IREN=1 and PAEN5=1, this pin can function as an input to the on-chip IR receiver 1
(IRRCVR1). When DPLLBYP=1 and PAEN=0, this pin becomes the output of the
I/O
DCLK PLL. This output can be routed through an external spread spectrum chip and
U5
then back into port A3 (DCLK input) to implement spread spectrum.
General-purpose I/O port bit controlled by PADAT6 and PAEN6. This pin has one
other possible function when PREF1EN=1. When PREF1EN=1 and PAEN6=0,
I/O
PORTA6 is a variable duty-cycle pulse reference generator (PWM) output controlled
U5
by PREF1HI and PREF1LO.
General-purpose I/O port bit controlled by PADAT7 and PAEN7. This pin has one
other possible function when PREF0EN=1. When PREF0EN=1 and PAEN7=0,
I/O
PORTA7 is a variable duty-cycle pulse reference generator (PWM) output controlled
D5
by PREF0HI and PREF0LO.
Serial Receive Data. RXD is the serial receive data for the on-chip serial port. This
pin can also function as the 2-wire master data pin when 2WMEN=16.
Serial Transmit Data. TXD is the serial transmit data for the on-chip serial port. This
pin can also function as the 2-wire master clock output pin when 2WMEN=16.
ID 5
Test Mode Enable. Connect to ground for normal operation.
Reset Output. RESET_N is a bidirectional pin that can be used to either drive
external logic in the system or receive an external reset signal.
Crystal Input. Connect to external crystal. XI can also function as the MCLK input
I
LVTTL-level signal from an external oscillator.
O
Crystal Output. Connect to external crystal.
P
1.8V digital core power.
Function
22

Advertisement

Table of Contents
loading

Table of Contents