Advanced Chipset Control; Memory Cache; Pnp Configuration - GE Fluorostar Manual

00-441130-01_IPC1000 BIOS Setup_Radisys_Endura_JD35Q.doc

2.3 Advanced Chipset Control

2.4 Memory Cache

2.5 PnP Configuration

Integrated Device Control Sub Menu
USB Host Controller
Memory Reclaiming
Enable VT-d
Default Primary Video Adapter
IGD-Device 2
Azalia Audio
Route Port 80h cycles to
Cache System BIOS area
Cache Video BIOS area
Cache Base 0-512k
Cache Base 512k – 640k
Cache Extened Memory area
PCI32 Slot 1
Option ROM Scan
Enable Master
Latency Timer
PCI32 Slot 2
Option ROM Scan
Enable Master
Latency Timer
PCI32 Slot 3
Option ROM Scan
Enable Master
Latency Timer
PCI32 Slot 6
Option ROM Scan
Enable Master
Latency Timer
Company Confidential
[Enabled]
[Enabled]
[Disabled]
[PEG]
[Disabled]
[Auto]
[PCI]
[Write Protect]
[Write Protect]
[Write Back]
[Write Back]
[Write Back]
[Enabled]
[Disabled]
[Default]
[Enabled]
[Disabled]
[Default]
[Enabled]
[Disabled]
[Default]
[Enabled]
[Disabled]
[Default]
Page 10 of 13