Download Print this page

Panasonic TY-FB8HM Service Manual page 21

Hdmi terminal board
Hide thumbs Also See for TY-FB8HM:

Advertisement

7.2.
HH-Board Block Diagram
JK3301
1
D2+
2
D2G
3
D2-
4
D1+
5
D1G
6
D1-
7
D0+
8
D0G
9
D0-
10
CLK+
11
CLKG
12
CLK-
13
CEC
14
N.C.
15
SCL
16
DDC DATA
17
DDCG
5V_PLUG
18
+5V
19
HPDT
HDMI
INPUT
Hot plug
detect control
MODE SW
SW3301
IC3302
DDC EEPROM
7
WP
SCL
6
SDA
5
TY-FB8HM HH-Board Block Diagram
IC3303
A=3.3V, B=5V
/OE2
7
3
SDA
5
6
2
SCL
Q3301
IC3304
RESET
VOUT
4
IC3319
INVERTER
2
A
Y
4
C_WP
C_SCL
C_SDA
IC3305
HDMI I/F RECEIVER
71
RESET#
72
CLK-
REGISTERS
76
IIC
---------
SLAVE
CONFIGURATION
77
LOGIC BLOCK
HDCP
HDCP
KEYS
DECRYPTION
EEPROM
ENGINE
97
XOR
MODE
96
MASK
CONTROL
92
PANEL LINK
TMDS
CONTROL
91
SIGNALS
DIGITAL
87
CORE
CONTROL
SIGNALS
86
84
83
IC3306
MICON
D_FA
79
78
D-SCL
60
HDMI_INT
D-SDA
80
5
HDMI_RST
16
DV_S_MUTE
B-SCL
18
40
MODE INPUT
19
B-SDA
38
LVDS PD#
70
E-SCL
E-SDA
71
IC3317
INVERTER
2
A
Y
4
B_SDA
CSDA
75
IIC
CSCL
B_SCL
SLAVE
74
AUX DATA
MCLK
LOGIC
OUT
BLOCK
MLCK
26
GEN
MCLKIN
AUDIO
27
DATA
SCK
32
DECODE
SDO
LOGIC
30
BLOCK
WS
31
37
36
R07
8
39
38
43
42
48
44
R00
VIDEO
G07
50
49
COLOR
8
52
51
SPACE
CONVERTER
54
53
UP/DOWN
G00
58
55
SAMPLING
B07
60
59
8
62 61
68
63
B00
70
69
HSYNC
33
VSYNC
34
ODCK
46
AnRPr
7
AnGY
12
AnBPb
15
D_FA
D_SCL
D_SDA
B_SCL
B_SDA
IC3308
EX. I/O
E_SCL
14
SCL
E_SDA
SW0
2
15
SDA
SW1
1
SW2
9
6
DAC1
SW3
10
3
DAC4
AUDIO MUTE
FOR
MICON
HQ2
LOADER
D_FA
2
D-FA
D_SCL
4
D-SCL
D_SDA
D-SDA
5
IC33
AUDIO D
6
SMUTE/CSN
1
MCLK
BICK
2
SDTI
3
D/A
LRCK
4
PDN
5
K_R
K_G
K_B
Aud
CA
CA
Q331
DV_S_M
Q3313
K_R
Q3314
K_G
Q3315
K_B
10

Advertisement

loading