Circuit Diagram - LG GD910 Service Manual

Hide thumbs Also See for GD910:
Table of Contents

Advertisement

8. CIRCUIT DIAGRAM

1
2
BASE BAND PROCESSOR
A
E3
M0
VBAT
D2
RF_TEMP
M1
D3
M2
C1
M3
C2
M4
C4
R100
M5
B4
390K
M6
C5
M7
B5
B
M8
B6
M9
C6
R101
M10
N6
100K
PA_LEVEL
PAOUT1
L5
2G_IP
BB_I
L6
2G_IN
BB_IX
M5
2G_QP
BB_Q
M6
2G_QN
BB_QX
AC20
3G_RX_IP
ARXP_I
AC21
3G_RX_IN
ARXN_I
AB23
3G_RX_QP
ARXP_Q
AB22
3G_RX_QN
ARXN_Q
AB18
3G_TX_IP
ATXP_I
AC18
3G_TX_IN
ATXN_I
AB19
3G_TX_QP
ATXP_Q
AC19
3G_TX_QN
ATXN_Q
AC16
3G_VGC_TX
ATX_VGA_DAC
AC15
WDCDC_VCON
ATX_PA_DAC
AB17
ATX_PA_ADC
R104
22K
AC17
C
AIREF
(1%)
V6
TXON_PA
T_OUT0
AB8
T_OUT1
P7
ANT_SEL1
T_OUT2
W11
T_OUT3
U10
_CHG_EOC
T_OUT4
U9
SPK_AMP_EN
T_OUT5
AA10
PA_MODE
T_OUT6
W10
ANT_SEL2
T_OUT7
N7
ANT_SEL3
T_OUT8
W9
I2C2_SDA_TOUCH
T_OUT9
1V8_SD
AA11
T_OUT10
W8
I2C2_SCL_TOUCH
T_IN0
AA8
T_IN1
AB2
2G_EN
RF_STR0
AC4
_PPR
RF_STR1
V9
2G_DATA
RF_DATA
AA5
2G_CLK
RF_CLK
A3
3G_EN
I2RF_STR0
B2
D
3G_DATA
I2RF_DATA
U101
A2
3G_CLK
I2RF_SCLK
1
8
_PR
VCC
Y3
AFC
2
7
C10
_CLR
CK
CLKOUT0
C8
CLK26M
3
6
F11
AFC
26MHZ
Q
D
F26M_1
4
5
R7
GND
_Q
MMCI1_CMD
T6
MMCI1_DAT0
NC7SZ74L8X
AB13
MMCI1_CLK
P10
MMCI1_DAT1
V5
MMCI1_DAT2
W12
MMCI1_DAT3
AB21
MMCI2_CMD
AA20
USB_EN
MMCI2_DAT0
L17
MMCI2_CLK
V8
TRST_N
Y2
TDI
AA6
E
TMS
AB5
TCK
V7
RTCK
2V62_VIO
AB3
TDO
AB9
JTAG_TRST_N
AA2
JTAG_TDI
AC8
JTSG_TMS
AC10
JTAG_RTCK
AC5
JTAG_TDO
R108
B7
R107
A_RESET
RST_N
1K
1K
A7
BOOT_CFG0
A6
BOOT_CFG1
W5
TRIG_IN
AC2
MON1
AA12
MON2
E16
R110
TRACESYNC
G10
10K
TRACECLK
G11
PIPESTAT2
F12
F
PIPESTAT1
C14
PIPESTAT0
B14
TRACEPKT0
C12
TRACEPKT1
E11
TRACEPKT2
E12
TRACEPKT3
E14
TRACEPKT4
F10
TRACEPKT5
C11
TRACEPKT6
B10
TRACEPKT7
F23
BFCLKO
ESIF_CLK
AB12
_WR
ESIF_WRN
G23
_WAIT
ESIF_WAITN
AC11
BA1
ESIF_ADVN
AC12
_CS3
ESIF_CSN
AB11
_RD
ESIF_RDN
G
2V62_VIO
2V11_RTC
R114
100K
7 A1
8
EXTRSTn
VCC
SPOWER_INT
6 B1
Y1
1
PM_INT
H
_RESET
5
Y2
B2
2
PMRSTn
4 GND
3
A2
C145
U103
0.1u
NC7WZ08L8X
1
2
Copyright © 2009 LG Electronics. Inc. All right reserved.
Only for training and service purposes
3
4
5
2V8_VMME
2V11_RTC
2V5_VAUDB
1V8_SD
2V62_VIO
2V9_SIM
1V35_VPLL
2V5_VAUDA
1V35_CORE
U102
PMB8879
L100
L101
100nH
100nH
3
4
5
6
7
8
9
1V35_VPLL
2V5_VAUDB
1V8_SD
1V35_CORE
2V62_VIO
SD_ADD(0:13)
SD_DATA(0:15)
SD_DATA(0)
G15
SD_DATA(0)
A0
D22
A1
SD_DATA(1)
J12
A2
SD_DATA(2)
J13
A3
SD_DATA(3)
F17
A4
SD_DATA(4)
C19
SD_DATA(5)
A5
J11
SD_DATA(6)
A6
G14
SD_DATA(7)
A7
SD_DATA(0:15)
C18
A8
SD_DATA(8)
C17
SD_DATA(9)
A9
E18
A10
SD_DATA(10)
K10
A11
SD_DATA(11)
B16
A12
SD_DATA(12)
C16
A13
SD_DATA(13)
F14
A14
SD_DATA(14)
SD_ADD(0:10)
F13
SD_DATA(15)
A15
K19
SD_ADD(0)
A16
K17
SD_ADD(1)
A17
H22
A18
SD_ADD(2)
J19
A19
SD_ADD(3)
K14
A20
SD_ADD(4)
G22
A21
SD_ADD(5)
K18
A22
SD_ADD(6)
F16
A23
SD_ADD(7)
J17
SD_ADD(8)
A24
F18
SD_ADD(9)
A25
_BC0
J18
SD_ADD(10)
A26
_BC1
H19
CSA0_N
SD_ADD(11)
LDQS
G21
CSA1_N
SD_ADD(12)
UDQS
H18
CSA2_N
SD_ADD(13)
SDCLKI
G18
CSA3_N
BA0
SDCLKO
P21
ADV_N
BA1
CKE
R105
10
F22
BFCLKO1
BFCLKO
BA0
E21
BFCLKO2
SDCLKI
BA1
G19
SDCLKO
SDCLKO
_RAS
E22
BC0_N
_BC0
_CAS
F21
BC1_N
_BC1
_WR
F15
BC2_N
LDQS
_RAM_CS
D21
BC3_N
UDQS
B15
RAS_N
_RAS
E15
CAS_N
_CAS
NAND_IO(0:15)
G13
CKE
CKE
N21
NAND_IO(0)
AD0
N19
NAND_IO(1)
AD1
T19
NAND_IO(2)
AD2
P18
NAND_IO(3)
AD3
M21
NAND_IO(4)
AD4
M22
NAND_IO(5)
AD5
L23
NAND_IO(6)
AD6
L22
NAND_IO(7)
AD7
L14
NAND_IO(8)
AD8
R19
NAND_IO(9)
AD9
R22
NAND_IO(10)
AD10
P19
NAND_IO(11)
AD11
L21
NAND_IO(12)
AD12
J22
NAND_IO(13)
AD13
N22
NAND_IO(14)
AD14
J23
NAND_IO(15)
AD15
L19
CS0_N
_NAND_CS
PM_VCXO_EN
K22
CS1_N
_RAM_CS
K21
CS2_N
R106
L18
CS3_N
_CS3
3.3K
F9
FCDP_RBN
FCDP
P22
WAIT_N
_WAIT
T22
RD_N
_RD
H21
WR_N
_WR
B9
FWP
_WP
B3
VDD_HIGH_OUT
RESOURCE_CTRL
B1
32.768KHz
CLK32K
CLK32K
E9
F32K
E10
OSC32K
F8
PM_INT
PM_INT
E8
RESET_N
_RESET
C138
R2
22p
RSTOUT_N
F7
RTC_OUT
RTC_OUT
P2
SPCU_RQ_IN0
R1
SPCU_RQ_IN1
T5
SPCU_RC_OUT0
PM_VCXO_EN
T2
SPCU_RQ_IN2
H5
VREFP
C140
220n
H6
VREFN
K5
IREF
C23
GPIO0
R112
B23
GPIO1
22K
A22
GPIO2
B22
GPIO3
C22
GPIO4
A19
GPIO5
B20
GPIO6
C20
GPIO7
3G_LD
A18
GPIO8
A20
GPIO9
C7
GPIO10
3G_MASTERON
B19
GPIO11
A16
GPIO12
B17
GPIO13
B18
GPIO14
A15
GPIO15
3G_PA_MODE1
B13
GPIO16
ANT_SEL4
C13
GPIO17
ANT_SEL5
A12
GPIO18
ANT_SEL6
B12
GPIO19
2V62_VIO
R115
4.7K
2V62_VIO
R116
4.7K
I2C1
I2C2
R117
2.2K
R118
2.2K
MAIN PMIC
VGA CAMERA
CHARGE PUMP
TOUCH
6
7
8
- 111 -
10
11
12
Large Block Memory
(2048Mbit NAND / 1024 Mbit DDR SDRAM, 1.8V I/O)
NAND_IO(0:15)
SD_ADD(0)
D4
A0
E4
P10
NAND_IO(0)
SD_ADD(1)
A1
I_O0
F4
N10
NAND_IO(1)
SD_ADD(2)
A2
I_O1
G4
M10
NAND_IO(2)
SD_ADD(3)
A3
I_O2
G8
L10
NAND_IO(3)
SD_ADD(4)
A4
I_O3
SD_ADD(5)
F8
F10
NAND_IO(4)
A5
I_O4
SD_ADD(6)
E8
E10
NAND_IO(5)
A6
I_O5
SD_ADD(7)
D8
D10
NAND_IO(6)
A7
I_O6
SD_ADD(8)
D9
C10
NAND_IO(7)
A8
I_O7
NAND_IO(8)
SD_ADD(9)
G7
N11
A9
I_O8
G5
M11
SD_ADD(10)
NAND_IO(9)
A10
I_O9
F7
L11
NAND_IO(10)
SD_ADD(11)
A11
I_O10
E7
K11
NAND_IO(11)
SD_ADD(12)
A12
I_O11
E9
G11
NAND_IO(12)
SD_ADD(13)
A13
I_O12
L4
F11
NAND_IO(13)
SD_DATA(0)
DQ0
I_O13
SD_DATA(1)
M4
E11
NAND_IO(14)
DQ1
I_O14
SD_DATA(2)
N4
D11
NAND_IO(15)
DQ2
I_O15
SD_DATA(3)
L5
U100
DQ3
SD_DATA(4)
M5
G3
_NAND_CS
DQ4
_CE
_NAND_CS
SD_DATA(5)
N5
M3
_WR
DQ5
_WEN
_WR
M6
H8BCS0SI0MAP_56M
F3
_RD
SD_DATA(6)
DQ6
_RE
_RD
N6
L3
SD_DATA(7)
DQ7
ALE
SD_ADD(0)
M7
K3
SD_DATA(8)
DQ8
CLE
SD_ADD(1)
N7
E3
SD_DATA(9)
DQ9
R__B
SD_DATA(10)
L8
N3
DQ10
_WP
SD_DATA(11)
M8
DQ11
SD_DATA(12)
N8
H2
DQ12
VCCN1
SD_DATA(13)
L9
DQ13
SD_DATA(14)
M9
C5
DQ14
VSS1
N9
C9
SD_DATA(15)
DQ15
VSS2
K6
G2
LDQM
VSS3
K7
H10
UDQM
VSS4
L6
P7
LDQS
VSS5
L7
P9
UDQS
VSS6
C6
_CLK
C7
P5
CLK
VSSQ
D7
CKE
E5
C4
BA0
VDD1
BA1
F5
C8
BA1
VDD2
F6
P6
_RAS
VDD3
E6
_CAS
D6
P4
_WED
VDDQ1
D5
P8
_CS
VDDQ2
UART
UART1
VBAT
VCHG
X100
3G
2.5G
1
GND
GND
2
1
2
RX
RX
UART_RX
3
TX
UART_TX
TX
4
C139
VCHAR
NC1
22p
5
ON_SW
ON_SW
RPWRON
6
VBAT
VBAT
7
PWR
NC2
8
URXD
NC3
USB_DM
9
UTXD
NC4
USB_DP
10
DSR
11
RTS
12
CTS
TPs for MP
BATTERY
VBAT
USB_VBUS
TP_BATTERY
CN102
1
TP_MULTI_PORT_0
MULTI_PORT_0
2
TP_MULTI_PORT_1
MULTI_PORT_1
3
TP_RPWRON
RPWRON
4
TP_USB_VBUS
5
TP_VBAT
6
TP_GND
TP_DSR
DSR
R113
10K
2V62_VIO
TP_MON_TxD
MON_TxD
TP_MON_RxD
MON_RxD
ADD 0.4Pitch Mark
TP106
TP107
9
10
11
12
A
1V8_SD
B
FCDP
_WP
1V8_SD
1V8_SD
C
D
E
F
G
H
LGE Internal Use Only

Advertisement

Table of Contents
loading

Table of Contents