Analog Signal Process Stages
Note
MENU
4
5
NNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNN
NNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNN
NNNNNNNN
REDEFINE PARAMETERS
PHASE LOCK
a2
Figure 1-6. Phase Lock Reference
1-12 Getting Acquainted with the HP 8530A Receiver