Sony DSR-1500 Service Manual page 15

Digital videocassette recorder
Hide thumbs Also See for DSR-1500:
Table of Contents

Advertisement

59
CS0
60
SI0
SERIAL INTERFACE UNIT
61
SO0
(CH0)
62
SCK0
32
CS1
33
SI1
SERIAL INTERFACE UNIT
34
SO1
(CH1)
35
SCK1
66
CS2
63
SI2
SERIAL INTERFACE UNIT
64
SO2
(CH2)
65
SCK2
30
EC0
8 BIT TIMER / COUNTER 0
36
8 BIT TIMER 1
T1
31
EC2
32
16 BIT CAPTURE TIMER / COUNTER
CINT
37
T2
53
SYNC0
V SYNC SEPARATOR
54
SYNC1
57
DFG
DRUM
56
DPG
58
SERVO INPUT
CFG
CAPSTAN
CONTROL
49
RFG0
REEL
50
RFG1
51
2
EXI0
52
EXI1
66
PO
67
PCK/OSCI
68
PROGRAMMABLE PRESCALER
(OSCO)
69
XOUT
43
PWM0
44
PWM1
14 BIT PWM /DA GENERATOR
47
DA0
(x 2CH)
48
DA1
45
PWM2
14 BIT PWM GENERATOR (x 2CH)
46
PWM3
53
PMI
55
PULSE MEASURE UNIT
PMSK
MAX843ISA-T (MAXIM)
VOLTAGE REGULATOR
—TOP VIEW—
C1+
1
8
IN
C1_
2
7
GND
NEGOUT
3
6
OUT
SHDN
4
5
CONT
INPUTS
C1_
: NEGATIVE TERMINAL FOR C1
C1+
: POSITIVE TERMINAL FOR C1
CONT
: CONTROL VOLTAGE INPUT
IN
: POSITIVE POWER - SUPPLY INPUT
NEGOUT
: NEGATIVE OUTPUT VOLTAGE (UNREGULATED)
SHDN
: TTL LOGIC-LEVEL SHUTDOWN INPUT
OUTPUT
OUT
: REGULATED NEGATIVE OUTPUT VOLTAGE
1
8
C1+
IN
CHARGE
PUMP
2
C1_
3
N-CH
6
NEGOUT
OUT
4
SHDN
_ +
5
CONT
DSR-1500/1500P
RAM
RAM
RAM
2
2
4
CAPTURE UNIT
PROGRAMMABLE
PATTERN
GENERATOR
2
4
PROGRAMMABLE
4
PATTERN
GENERATOR
19
10
CLOCK
SPC900
GENERATOR/
CPU CORE
SYSTEM
CONTROLLER
ROM
RAM
128K BYTES
6144 BYTES
4
PRESCALER
FRC
FIFO
16BIT TIMER (x 4CH)
2
3
(CH0)
RAM
3
REALTIME
PULSE
GENERATOR
CONVERTER
(CH1)
RAM
FIFO
CH0
CH1
CH2
5
89 - 96
8
PA0 - PA7
97 - 100,
1 - 4
8
PB0 - PB7
5 - 12
8
PC0 - PC7
14 - 21
8
PD0 - PD7
22 - 29
8
PE0 - PE7
30 - 33
4
PF0 - PF3
34 - 37
4
PF4 - PF7
43 - 48
6
PG0 - PG5
49, 50
2
PG6, PG7
51 - 58
8
PH0 - PH7
FIFO
63 - 66
4
PI0 - PI3
67 - 69, 71
A/D
4
PI4 - PI7
78 - 85
8
PJ0 - PJ7
12
IC
11-9

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Dsbk-1504Dsbk-1504pDsbk-1503Dsbk-1501Dsr-1500p

Table of Contents